# INVESTIGATION AND DESIGN OF CAPACITOR-BASED MULTILEVEL INVERTERS 

## Thesis

Submitted in partial fulfillment of the requirements for the degree of DOCTOR OF PHILOSOPHY
by

## BANAVATH SHIVA NAIK



DEPARTMENT OF ELECTRICAL AND ELECTRONICS ENGINEERING NATIONAL INSTITUTE OF TECHNOLOGY KARNATAKA SURATHKAL, MANGALURU - 575025

September, 2022

## DECLARATION

by the Ph.D. Research Scholar

I hereby declare that the Research Thesis entitled "Investigation and Design of Capacitor-based Multilevel Inverters" which is being submitted to the National Institute of Technology Karnataka, Surathkal in partial fulfillment of the requirement for the award of the Degree of Doctor of Philosophy in Electrical and Electronics Engineering is a bonafide report of the research work carried out by me. The material contained in this Research Thesis has not been submitted to any University or Institution for the award of any degree.
(Banavath Shiva Naik, 177093)
Department of Electrical and Electronics Engineering

Place: National Institute of Technology Karnataka
Date:

## CERTIFICATE

This is to certify that the Research Thesis entitled "Investigation and Design of Capacitor-based Multilevel Inverters" submitted by Banavath Shiva Naik (Register Number: 177093) as the record of the research work carried out by him, is accepted as the Research Thesis submission in partial fulfillment of the requirements for the award of degree of Doctor of Philosophy.

Dr. Yellasiri Suresh
(Research Guide)

Dr. Dattatraya Narayan Gaonkar (Chairman-DRPC, EEE dept.)

## Acknowledgements

It gives me immense pleasure and a great sense of satisfaction to express my heartfelt gratitude to those who made this dissertation possible.

I would like to express my sincere gratitude to Dr. Yellasiri Suresh for his guidance, unending support, encouragement, and for having been my Ph.D. supervisor. He has been a constant source of inspiration throughout this journey. I feel proud to have worked under his guidance.

I thank National Institute of Technology Karnataka, Surathkal (NITK) for giving me an opportunity to do research and Ministry of Human Resource Department, Government of India for awarding a research scholarship.

I wish to thank my research progress assessment committee (RPAC) members, Dr. Nagendrappa H and Dr. A. V. Narasimhadhan, for their constructive feedback and guidance.

Thanks also go to former HODs, Prof. B Venkatesa Perumal, Prof. Shubhanga K N, Prof. Gururaj S Punekar, and HOD, Dr. Dattatraya Narayan Gaonkar, for providing the necessary resources in the department to carry out my research.

I would like to offer my sincere thanks to Dr. J Venkataramanaiah, Dr. Sandeep N, Dr. Reddiprasad R, Mr. B Nageswara Rao, and Mr. K Aditya for their assistance, valuable inputs at every stage of the research work.

I would like to extend my deepest gratitude towards my parent and siblings for their love and patience, which kept me going on this journey. Their faith and unconditional love towards me are the reason for whatever I have achieved in my life.

Finally, I thank almighty God for giving me strength at all times.


#### Abstract

As a result of enormous research and development in multilevel inverters (MLIs), their presence in industries over a wide-ranging application is noticeable. With the advent of high-power semiconductors in the last two decades, conventional voltage source inverters (VSIs) are replaced by MLIs. Output voltage boosting property along with curtailment in the circuit voltage stress and component count are considered as the essential topological features for the new MLI circuits. At present, electric vehicles and renewable power generation are subjects of high interest. In such applications, a secondary circuit such as front- or back-end boosting stage is incorporated into the converter to meet the requirements. In such cases, using MLIs with boosting ability is more logical and reduces the intermediate boosting stage or even eliminates them. Furthermore, most of the available high-power rotating machines require variable speeds and special control algorithms. A power conversion stage using semiconductor switches is required in these renewable energy systems and industrial applications. Therefore, a deep understanding of the design of high-power converters is required for researchers and industrial engineers.

Ever since the inception of MLIs, cascaded H-bridge (CHB), neutral point clamped (NPC), and flying capacitor (FC) converters are among the earliest topologies deemed to be well-established. Though these converter circuits have their remarkable peculiarities, they suffer from a control complexity, higher components. The Diode-clamped inverters require more power diodes. Also, the capacitor voltage balancing in diode-, capacitorclamped MLIs is a severe problem that requires sophisticated modulation techniques and external balance circuitry. Since then, many derivatives and refinements to these classic topologies have been proposed. In recent years, the evolution of MLIs is tending to reduce the number of components, especially dc sources based on the combination of capacitors. In these topologies, dc sources are replaced with switched capacitors (SCs) to reduce the number of dc sources and the cost of the converter. SCs are used as alternative DC supply to boost the output voltage. Due to the self-voltage balancing property of SCs, an uncomplicated sensor-less


control scheme can be employed. SC-based converters are the basic alternative solution that does not need any transformer to boost the voltage. This research work's motivation stems from the demand to generate substantial voltage levels while keeping the circuit reliability as high as possible. Therefore, three different topologies with voltage boosting property are proposed in this thesis by taking advantage of the switched-capacitor multilevel inverter (SC-MLI) configurations. The offered solutions exhibit considerable topological improvements with reduced and control complexity.

This thesis mainly deals with the design and development of multilevel converter topologies with the reduced number of power devices and realtime implementation of the converters. Firstly, a modified T-type multilevel inverter (MT-MLI) with a reduced part count is proposed. Besides, a sensor-based voltage balancing control to regulate the FC voltage is elaborated. Methods to extend the topology for higher voltage levels are studied. Detailed simulation and experimental studies are carried out to validate the proof of controllability of the proposed topologies and their associated control system.

Secondly, a novel SC-based hexad boost 13-level topology with only three capacitors, 14 semiconductor switches, and one diode is introduced. The series-parallel technique is utilized effectively to balance the capacitor voltages. The circuit operation, modulation scheme, and extension for higher voltage levels are discussed. Capacitors' voltage ripple loss and curvefitting approaches to calculating the semiconductor losses are analyzed in detail. Results validating the performance of the proposed topology and control schemes are presented.

Lastly, two hybrid MLI configurations are proposed: Boost hybrid multilevel inverter (BH-MLI), Hybrid nine-level inverter topology (HNIT) with voltage boosting ability, and less component count. Simple structure, and easy control are the additional benefits of the proposed arrangements. A simple logic gate based (LGB) switching controller is developed for the presented circuits. Extensions of BH-MLI for higher levels are presented. Further, the performance of the proposed circuits is validated experimen-
tally with PD-PWM and round control methods at different modulation indices, load conditions.

All the developed circuits are simulated in MATLAB/Simulink for standalone operations. All the topologies are tested experimentally in the laboratory at scaled-down ratings. Further, quantitative and generic cost comparisons are conducted among the state-of-art capacitor-based MLIs to highlight the superiority of the proposed configurations.

## Contents

Abstract ..... i
List of figures ..... ix
List of tables ..... xiii
List of abbreviations ..... XV
List of symbols ..... xvii
1 INTRODUCTION ..... 1
1.1 Overview of high power converters ..... 1
1.2 Multilevel inverters ..... 2
1.2.1 Classical MLI topologies ..... 3
1.2.2 Emerging topologies ..... 5
1.3 Research motivation ..... 7
1.4 Thesis objectives ..... 8
1.5 Thesis organization ..... 8
2 MODIFIED T-TYPE MULTILEVEL INVERTER ..... 13
2.1 Introduction ..... 13
2.2 MT-MLI circuit ..... 13
2.2.1 Modes of operation ..... 16
2.3 PWM switching strategy ..... 18
2.4 Recommended extensions of MT-MLI ..... 23
2.4.1 Structure - 1 ..... 23
2.4.2 Structure - 2 ..... 23
2.4.3 Structure - 3 ..... 24
2.5 Simulation and hardware studies ..... 26
2.5.1 Simulation study ..... 26
2.5.2 Experimental study ..... 30
3 SINGLE-STAGE HEXAD BOOST MULTILEVEL INVERTER ..... 35
3.1 Introduction ..... 35
3.2 SSHB topology ..... 35
3.3 Modulation strategy ..... 37
3.4 Extension methods for higher levels ..... 41
3.4.1 Structure - 1 ..... 41
3.4.2 Structure - 2 ..... 42
3.5 Experimental results ..... 43
3.6 Comparative analysis ..... 48
4 HYBRID MULTILEVEL INVERTERS ..... 51
4.1 Introduction ..... 51
4.2 BH-MLI structure ..... 52
4.2.1 Operating modes of BH-MLI ..... 53
4.3 Modulation technique ..... 55
4.4 Recommended extensions of BH-MLI ..... 57
4.4.1 Structure - 1 ..... 57
4.4.2 Structure - 2 ..... 58
4.5 Experimental results ..... 59
4.6 HNIT structure ..... 63
4.7 Generation of output voltage levels ..... 64
4.8 Modulation technique ..... 66
4.9 Simulation and experimental results ..... 67
4.10 Comparative analysis ..... 72
5 CONCLUSION AND FUTURE SCOPE ..... 77
5.1 Conclusion ..... 77
5.2 Future scope ..... 79
A CAPACITANCE CALCULATION ..... 81
B PROOF OF SELF VOLTAGE BALANCING ..... 85
B. 1 Flying capacitor ..... 85
B. 2 Switched capacitor ..... 88
C LOSS CALCULATION ..... 91
C. 1 Generalized curve fitting analysis of the power IGBT ..... 91
C.1.1 Conduction loss ..... 91
C.1.1.1 Calculation of the power IGBT conduction loss ..... 92
C.1.1.2 Calculation of the anti-parallel diode conduction loss ..... 95
C.1.2 Switching loss ..... 97
C.1.2.1 Switching loss factor calculation for the IGBT switch ..... 97
C.1.2.2 Switching loss factor calculation for the anti-parallel diode ..... 98
C. 2 Capacitor loss calculation ..... 99
D DESCRIPTION OF EXPERIMENTAL PLATFORM ..... 101
D. 1 Overview of the experimental platform ..... 101
D. 2 OPAL-RT OP4200 simulator ..... 102
D.2.1 Steps to execute MATLAB model through OP4200 ..... 102
D.2.1.1 Required settings to the system ..... 102
D.2.1.2 Procedure to execute ..... 103
D. 3 The peripheral interface circuit board ..... 104
Bibliography ..... 107
Publications based on the thesis ..... 115

## List of Figures

1.1 Classification of MLIs ..... 3
1.2 Classic multilevel inverter topologies ..... 4
1.3 Outline of the thesis ..... 9
2.1 MT-MLI structures ..... 14
2.2 Operating states of MT-MLI topology ..... 17
2.3 PD-SPWM approach ..... 19
2.4 Structure - 1: Extension by cascading FCs ..... 24
2.5 Structure - 2: Extension by cascading nine-level fundamental blocks ..... 25
2.6 Structure - 3: Extension by cascading H-bridges ..... 25
2.7 Simulation waveforms of stand-alone system ..... 27
2.8 Block diagram of shunt active power filter with proposed topology ..... 28
2.9 Simulation waveforms of shunt active power filter ..... 29
2.10 FFT spectrum of current waveform ..... 29
2.11 THD versus modulation index plot ..... 31
2.12 Experimental results ..... 32
3.1 13-level SSHB inverter topology ..... 36
3.2 Operating modes of SSHB-MLI ..... 38
3.3 Operating modes of SSHB-MLI ..... 39
3.4 Key waveform of SSHB MLI with PD-PWM technique ..... 40
3.5 Gating pulses of the switches for 13-levels ..... 40
3.6 Extension structure - 1 ..... 42
3.7 Extension structure - 2 ..... 43
3.8 Experimental waveforms ..... 44
3.9 FFT spectrum of SSHB ..... 44
3.10 Laboratory set-up of SSHB ..... 45
4.1 BH-MLI circuit ..... 52
4.2 Switching states of BH-MLI structure ..... 54
4.3 PWM signal generation scheme ..... 56
4.4 Extension structure - 1 ..... 58
4.5 Extension structure - 2 ..... 58
4.6 Output voltage at different modulation indices ..... 61
4.7 Experimental results of BH-MLI ..... 62
4.8 Harmonic profile with PD-PWM technique ..... 63
4.9 Circuit arrangement of the HNIT module ..... 63
4.10 Switching states of HNIT structure ..... 65
4.11 PWM switching scheme ..... 67
4.12 Simulation waveforms ..... 68
4.13 Current stress in the semiconductor devices ..... 69
4.14 Output voltage at different modulation indices ..... 70
4.15 Experimental waveforms ..... 71
4.16 FFT spectrum of the load parameters ..... 71
A. 1 Key waveforms of HNIT ..... 82
B. 1 Generic nine-level output voltage of a proposed inverters using funda- mental switching method ..... 86
B. 2 Basic sub-block of the SC-MLI ..... 88
B. 3 Equivalent circuit of sub-module ..... 89
C. $1 \mathrm{~V}_{\mathrm{CE}}$ verses $\mathrm{i}_{\mathrm{C}}$ characteristic curves of the SKM75GB123D-IGBT switch ..... 92
C. 2 Curve fitting waveform for IGBT conduction loss at $25^{\circ} \mathrm{C}$ with respect to the collector current $\mathrm{i}_{\mathrm{C}}$. ..... 93
C. 3 Curve fitting waveform for IGBT conduction loss at $125^{\circ} \mathrm{C}$ with respect to the collector current $\mathrm{i}_{\mathrm{C}}$. ..... 95
C. 4 Anti-parallel diode under investigation ..... 96
C. 5 Diode curve fitting graphs for calculating conduction loss $\left(\mathrm{P}_{\mathrm{D}}\right)$ ..... 96
C. 6 Device-switching energy loss characteristic graphs of the SKM75GB123D- IGBT switch depend on collector current $\mathrm{i}_{\mathrm{c}}$ ..... 98
C. 7 The parameter $\mathrm{K}_{\mathrm{IGBT}}\left(\mathrm{i}_{\mathrm{C}}\right)$ for a given maximum junction temperature $\left(\mathrm{T}_{\max }=125^{\circ} \mathrm{C}\right)$ ..... 98
C. 8 Diode turn-off energy dissipation per one switching . . . . . . . . . . 99
D. 1 Platform of the experimental setup . . . . . . . . . . . . . . . . . . . 102
D. 2 Laboratory setup . . . . . . . . . . . . . . . . . . . . . . . . . . . . 105

## List of Tables

1.1 Market overview of semiconductors ..... 2
2.1 Switching table for Type I, Type II ..... 15
2.2 Switching table for Type III ..... 15
2.3 Attributes for hardware set-up ..... 30
2.4 Comparative analysis of the proposed configuration with recently de- veloped topologies ..... 33
3.1 Peak voltage across each component of SSHB circuit ..... 36
3.2 Switching table for the 13-level SSHB-MLI ..... 37
3.3 Attributes for hardware set-up ..... 44
3.4 Power loss distribution (in Watts) at $25^{\circ} \mathrm{C}$ ..... 47
3.5 Power loss distribution (in Watts) at $125^{\circ} \mathrm{C}$ ..... 47
3.6 Quantitative comparison of the proposed configuration with recently developed topologies ..... 49
3.7 Cost comparison of proposed SSHB MLI with other SC based topolo- gies for 13-levels ..... 50
4.1 Switching and capacitor states of the BH-MLI ..... 53
4.2 Attributes for hardware set-up ..... 60
4.3 Switching table for the HNIT ..... 64
4.4 Comparison of the proposed circuits with the recently developed topolo- gies ..... 74
4.5 Cost comparison of proposed circuits with other SC based topologies for nine-levels ..... 75
C. $1 \mathrm{~V}_{\mathrm{CE}}-\mathrm{i}_{\mathrm{C}}$ curve data points for $\mathrm{V}_{\mathrm{GE}}=15 \mathrm{~V}$ at $\mathrm{T}_{\min }=25^{\circ} \mathrm{C}$ ..... 93
C. $2 \mathrm{~V}_{\mathrm{CE}}-\mathrm{i}_{\mathrm{C}}$ curve data points for $\mathrm{V}_{\mathrm{GE}}=15 \mathrm{~V}$ at $\mathrm{T}_{\max }=125^{\circ} \mathrm{C}$. ..... 94
C. 3 Loss pertinent coefficients at $\mathrm{T}_{\min }=25^{\circ} \mathrm{C}, \mathrm{T}_{\max }=125^{\circ} \mathrm{C} \ldots . \operatorname{c} 95$
C. $4 \mathrm{~V}_{\mathrm{f}}-\mathrm{i}_{\mathrm{f}}$ curve data points for $\mathrm{T}_{\min }=25^{\circ} \mathrm{C}$ and $\mathrm{T}_{\max }=125^{\circ} \mathrm{C} \ldots . \ldots 97$
C. 5 Extraction of the samples for deducing the switching factor at $\mathrm{T}_{\max }=$ $125^{\circ} \mathrm{C}$

## List of Abbreviations

| AC | Alternating current |
| :--- | :--- |
| ANPC | Active neutral-point-clamped |
| BH-MLI | Boost hybrid multilevel inverter |
| CHB | Cascaded H-bridge |
| DC | Direct current |
| ETO | emitter turn-off thyristor |
| FFT | Fast fourier transform |
| FC | Flying capacitor |
| FCB | Flying capacitor bridge |
| GCT | Gate commutated thyristor |
| GTO | Gate turn-off thyristor |
| HNIT | Hybrid nine-level inverter topology |
| IGBT | Insulated-gate bipolar transistor |
| IGCT | Integrated gate-commutated thyristor |
| LGB | Logic gate based |
| LV | Low-voltage |
| MCT | MOS-controlled thyristor |
| MLI | Multilevel inverter |
| MT-MLI | Modified T-type multilevel inverter |
| MV | Medium-voltage |
| NPC | Neutral point clamped |
| PD | Phase disposition |
| PF | Power factor |
| PIV | Peak inverse voltage |
| PV | Photo voltaic |
| PWM | Pulse width modulation |
| RMS | Root mean square |
| SC | Switched-capacitor |
| SCCs | Switched-capacitor cells |
| SC-MLIs | Switched-capacitor multilevel inverters |
| SGCT | Symmetrical gate-commutated thyristor |
| SIT | static induction thyristor |
|  |  |
| Fla |  |

SSHB Single stage hexad boost
TBV Total blocking voltage
THD Total harmonic distortion
VBF Voltage boosting factor
VSIs Voltage source inverters

## List of Symbols

| $\mathrm{V}_{\mathrm{dc}}$ | DC-link voltage |
| :---: | :---: |
| $\mathrm{m}_{\text {a }}$ | Amplitude modulation index |
| $\mathrm{f}_{\text {sw }}$ | Switching frequency |
| $\mathrm{S}_{\mathrm{n}}$ | $\mathrm{n}^{\text {th }}$ switch |
| $\mathrm{C}_{\mathrm{n}}$ | $\mathrm{n}^{\text {th }}$ capacitor |
| $\mathrm{C}_{\mathrm{f}}$ | Flying capacitor |
| $\mathrm{C}_{\text {B }}$ | Boost capacitor |
| $\mathrm{C}_{\text {LD }}$ | Level doubling capacitor |
| $\mathrm{N}_{1}$ | Number of levels |
| $\mathrm{N}_{\text {sw }}$ | Number of switches |
| $\mathrm{N}_{\text {diode }}$ | Number of diodes |
| $\mathrm{N}_{\text {cap }}$ | number of capacitors |
| $\mathrm{N}_{\mathrm{dc}}$ | Number of DC sources |
| $\mathrm{V}_{0}$ | Output voltage |
| $\mathrm{V}_{\text {ab }}$ | Voltage between a-b terminals |
| $\mathrm{V}_{\mathrm{d}}$ | Diode forward voltage drop |
| $\mathrm{i}_{\text {o }}$ | Output current |
| $\mathrm{V}_{\text {ref }}$ | Reference wave |
| $\mathrm{V}_{\mathrm{m}}$ | Peak magnitude of reference wave |
| $\mathrm{i}_{\text {sx }}$ | Source current of phase-x |
| $\alpha_{\text {n }}$ | $\mathrm{n}^{\text {th }}$ transition angle |
| $\mathrm{r}_{\text {s }}$ | Internal resistance of switch |
| $\mathrm{r}_{\mathrm{d}}$ | Internal resistance of diode |
| $\mathrm{r}_{\mathrm{c}}$ | Equivalent series resistance of capacitor |
| R | Load resistance |
| $\Delta \mathrm{Q}_{\mathrm{C}_{\mathrm{n}}}$ | Charge of $\mathrm{n}^{\text {th }}$ capacitor |
| $\mathrm{v}_{\mathrm{FC}}$ | FC voltage |
| Z | Load impedance |
| $\mathrm{V}_{\text {CE }}$ | Collector-emitter voltage |
| $\mathrm{i}_{C}$ | Collector current |
| ${ }^{\circ} \mathrm{C}$ | Degree Celsius |

$\mathrm{T}_{\text {min }} \quad$ minimum temperature $\left(25^{\circ} \mathrm{C}\right)$
$\mathrm{T}_{\max } \quad$ and maximum temperature $\left(125^{\circ} \mathrm{C}\right)$
$\mathrm{P}_{\text {igbt }}\left(\mathrm{i}_{\mathrm{c}}, \mathrm{T}^{\circ} \mathrm{C}\right)$ IGBT conduction loss at $\mathrm{T}^{\circ} \mathrm{C}$
$\mathrm{P}_{\mathrm{D}}\left(\mathrm{i}_{\mathrm{f}}, \mathrm{T}^{\circ} \mathrm{C}\right) \quad$ Diode conduction loss at $\mathrm{T}^{\circ} \mathrm{C}$
$V_{f} \quad$ Forward voltage drop of the diode
$\mathrm{i}_{\mathrm{f}} \quad$ Forward current of the diode
$\mathrm{K}_{\text {IGBT }}\left(\mathrm{i}_{\mathrm{C}}\right) \quad$ IGBT switching loss factor
$\mathrm{K}_{\mathrm{D}}\left(\mathrm{i}_{\mathrm{f}}\right) \quad$ Diode switching loss factor
$\mathrm{f}_{\text {ref }} \quad$ Fundamental reference frequency
$\mathrm{P}_{\mathrm{C}_{\text {rpl }}} \quad$ Ripple loss of Capacitor

## Chapter 1

## INTRODUCTION

This chapter introduces the thesis, including an overview, features, topological aspects, and common issues encountered in the application of MLIs. Following the discussion on the advantages and challenges of the current MLIs, a critical review of emerging MLI topologies is presented. In the end, the research objectives and organization of the thesis are included.

### 1.1 Overview of high power converters

The evolution of medium-voltage (MV) and high-power converter drives started in the mid of 1980 when 4500 V gate turn-off (GTO) thyristors are commercially available. Conventional two-level voltage source inverters are widely replaced by MLIs. MLIs became popular with the advent of high-power semiconductors in the last two decades. In the past, several high-power converters are developed and commercialized in standard and customized products that power a wide range of industrial applications (Rodriguez et al., 2002), (Rizzo and Zargari, 2004). The power rating of the MV drives at the medium voltage level of $2.3-13.8 \mathrm{kV}$ ranging from 0.4 to 40 MW . This power rating can be increased to 100 MW , where synchronous motor drives are often used with load-commutated inverters. Nonetheless, most installed MV drives fall in the 1-4 MW range with 3.3 to 6.6 kV voltage ratings. A study on the market has shown that around $85 \%$ of MV drives are employed for fans, pumps, conveyors, and compressors. The technical requirements for these drives are comparatively simple and can be achieved by standard MV drives (Wu and Narimani, 2017).

The voltage and current ratings of the semiconductors which are available com-

Table 1.1: Market overview of semiconductors

| Rating | Power diode | Thyristor | GTO | $\begin{gathered} \mathrm{GCT} / \mathrm{IGCT} / \\ \mathrm{SGCT} \end{gathered}$ | IGBT |
| :---: | :---: | :---: | :---: | :---: | :---: |
| Maximum voltage | 8.5 kV at 1.2 kA | 12 kV at 1.5 kA | 6 kV at 6 kA | $\begin{gathered} 10 \mathrm{kV} \text { at } \\ 1.7 \mathrm{kA} \end{gathered}$ | $\begin{gathered} 6.5 \mathrm{kV} \text { at } \\ 0.75 \mathrm{kA} \end{gathered}$ |
| Maximum current | $\begin{gathered} 9.6 \mathrm{kA} \text { at } \\ 1.8 \mathrm{kV} \end{gathered}$ | 5 kA at 0.4 kV | 6 kA at 6 kV | 5 kA at $4.5 \mathrm{kV}$ | 2.4 kA at 1.7 kV |

mercially in the market are shown in Table 1.1. There are some other semiconductor devices, including power MOSFET, static induction thyristor (SIT), emitter turn-off thyristor (ETO), and MOS-controlled thyristor (MCT). Nevertheless, they have not achieved considerable importance in high-power applications. These semiconductor switches are available in the MV range and can not withstand the higher operating voltages individually. On the other hand, MV semiconductors can be connected in series to enhance the operating voltage of power converters. The semiconductors in series connection and their gate drivers may not show similar static/dynamic performance. These series-connected devices may not share the inverse voltage equally during the blocking modes and transients. A separate equalization circuit is required to obtain equal voltage sharing during blocking modes. However, power losses are introduced to the converter because of the additional voltage equalization circuit (Rodriguez et al., 2009b).

### 1.2 Multilevel inverters

With the advent of high-power semiconductors in the last two decades, conventional two-level VSCs are replaced by MLIs. MLIs have become a preferred choice for DC to AC energy conversion applications to ensure high power quality. Voltage source MLIs exhibited higher market penetration and more noticeable improvements than matrix converters and current source inverters over the past decade. The most notable advancements in VSIs are presented in Figure 1.1. Two-level inverters are confined to low-voltage, low-power applications. These converters require more semiconductor devices in series and in parallel to meet medium-, high-power applications (Stemm-
ler, 1994). However, the series and parallel connection of semiconductors do not offer any added benefit to the power quality of the converter. Further, power losses, uneven voltage blocking, and problems in switching the semiconductors string are introduced. Thus, the two-level inverters are not familiar with high-power requirements (Rodriguez et al., 2009a).


Figure 1.1: Classification of MLIs
New inverter topologies with a higher number of levels and low-cost semiconductor technology are developed for high-power applications. These inverter circuits are referred to as multilevel inverters. The multilevel inverters offer excellent advantages compared with two-level inverters, including low dv/dt, harmonic distortion, near sinusoidal currents, smaller size filters, high-efficiency, low common-mode voltage, and high efficiency and fault-tolerant operation in some instances (Narimani et al., 2014). MLIs generate a stepped voltage waveform using proper controlling methods, semiconductors, and capacitors as virtual voltage sources. Due to MLIs high-quality output waveform, the need of MLIs have increased notably in various domains such as renewables, electric vehicles, motor drives, and UPS systems, etc. (Abu-Rub et al., 2010), (Kouro et al., 2010).

### 1.2.1 Classical MLI topologies

Several MLI circuits are designed and developed in the past years. Figure 1.2 shows the power circuits of the three classical/traditional topologies. In particular, NPC and FC inverters are well-established for $2.3-4.16 \mathrm{kV}$ drive applications. It can be
seen in Figure 1.2(a) that it requires only two gate pulses for the upper two switches, whereas the lower ones receive inverted gating signals to avoid dc-link short-circuit. The NPC topology can be extended to a higher power rating and more output voltage levels by adding additional power switches and clamping diodes. The FC topology is slightly similar to the NPC, with the main difference that flying capacitors replace the clamping diodes, as shown in Figure 1.2(b). As like an NPC, it also requires only two gating pulses. However, the complementary device positions are not the same.

Compared to an NPC, FC has a modular structure that enables its extension to extend to a higher number of levels effortlessly. The modularity of FC also adds to the extra degree of freedom to control the converter with the help of many available redundant states. However, NPC, FC, suffer from many switching components, voltage-balancing issues, and complex control schemes as the voltage levels increase. Due to that, the application of an NPC, FC are limited to three levels by the industries. The problems mentioned above can be overcome with the CHB topology. CHB is suitable for voltage rating higher than 6 kV up to 13.8 kV .


Figure 1.2: Classic multilevel inverter topologies: (a) Three-level NPC, (b) Three-level FC, (c) Five-level CHB

On the other hand, the CHB is well suited for high power applications because of the modularity that enables higher voltage operation with low voltage semiconductors. However, it needs phase-shifting isolation transformers to provide isolated dc sources, which are more bulky and expensive. If the CHB inverter, shown in Figure 1.2(c), is supplied with unequal dc voltage ratios between bridges, some or even all voltage level
redundant switching states can be eliminated, maximizing the number of different voltage levels generated by the converter. This concept of asymmetric voltage supply ratios was proposed in (Mueller and Park, 1994) for magnetic resonance imaging applications. Later this idea was further explored for medium-voltage inverters (Rufer et al., 1999) with two or more cells in series with a powers of two voltage ratio asymmetry ( $1: 2: \ldots: 2^{n-1}$ ), in powers of three ( $1: 3: \ldots: 3^{n-1}$ ), and another popular ratio, $1: 2: 6: \ldots: 2 \Sigma$ (previous ratios), were introduced that eliminate all redundancies, maximize the number of levels. Due to modularity and a simple control scheme, CHB stands out at the cost of individual isolated DC sources for each bridge.

### 1.2.2 Emerging topologies

Various topologies are introduced in the literature to overcome the drawbacks of classical converters. Several efforts have been made to generate higher voltage levels with less part count in the recent past. The idea of using a capacitor as an intermediate voltage level generating device has gained more attention. In this regard, (Wang et al., 2015), (Khoshkbar-Sadigh et al., 2016) are presented configurations in the combination of FCs and reduced component count with lower switch stress. In hybrid MLIs with FCs, capacitors play a vital role in producing voltage levels. However, to maintain the capacitor voltages at the requisite reference value, a complex control circuit is involved (Sandeep and Yaragatti, 2017). The active neutral point clamped (ANPC) topology (Sheng and Ge, 2018) with the combination of NPC, FC is proposed for medium power applications. Nevertheless, these circuits still need a high number of devices. Moreover, only half of the source voltage appears across the load. In other words, these topologies work as voltage step-down inverters.

Aiming at higher voltage levels, authors in (Alishah et al., 2016) proposed a laddertype inverter structure, whose source voltage magnitudes are selected in asymmetrical nature and also recommends a higher number of bidirectional switches. Structures presented in (Soeiro et al., 2013), (Wang et al., 2017), (Sadigh et al., 2017), and (Nair et al., 2017) require more number of capacitors and switches. Moreover, maximum voltage obtained in (Soeiro et al., 2013), (Sadigh et al., 2017) is half of the supply voltage $\left(0.5 \mathrm{~V}_{\mathrm{dc}}\right)$. Proceeding further, structure (Dao and Lee, 2018) requires more switching components and needs to maintain different voltage references at DC-link capacitors, which intern increases the topology control complexity.

Consequently, an attempt is made to boost the output voltage to meet the requirements. Besides, the development of MLIs is leading to reduce part count, particularly dc sources. In such circuits, transformers are used to step up the voltages, which in turn result in increased size of the system (Marusarz, 1989). A secondary circuit such as front-, back-end boosting converters are incorporated to the inverter topologies in (Liang et al., 2002), (Abdullah et al., 2014). It is worth noted that this type of method solves the capacitor voltage boosting inability but enhances the complexity, cost, and overall size of the converter. SC-MLIs are another promising converter variant and have become an alternative solution to boost output voltage without the requirement of transformers. Besides, SCs do not require any supplement circuit or complex algorithm to balance capacitor voltages. The SC-based inverters are employed in various fields such as renewables, electric vehicles. In such applications, voltage boost is one of the vital requirements for inverter circuit design. New SC structures are developed accordingly with boost ability (Marusarz, 1989) in 1989, (Mak and Ioinovici, 1998) in 1998. Thenceforth, several SC structures are designed on voltage-boosting features. In (Mak and Ioinovici, 1998) and (Hinago and Koizumi, 2012) presented on SCs, which use end side H -bridges to generate the bi-polar output voltage waveform, in which H-bridge switches have to tolerate the magnitude of the output voltage. This part may restrict the converter for specific applications, particularly in the high-power range. Also, these circuits require more capacitors to increase the levels.

Authors in (Axelrod et al., 2005), (Peng et al., 2019) developed SC converter with self voltage balancing; however, use a considerable number of components for higher levels. A seven-level module in (Liu et al., 2018b) is introduced with one dc source and used two capacitors to split the source into equal halves. The maximum voltage stress on semiconductors is $\mathrm{V}_{\mathrm{dc}}$. However, the boosting factor is 0.5 and needs more isolated dc sources for the higher-level extension.

An SC converter based on cascaded MLI for high-frequency applications is proposed in (Liu et al., 2013). Each basic cell of SC is comprised of an H-bridge unit. Isolated dc sources are required to extend the topology for higher levels. The authors of (Ye et al., 2014) have derived an SC-MLI with a single dc source from the topology presented in (Liu et al., 2013), which reduced the number of required semiconductors as well as dc sources. However, the boosting factor is unity per capacitor, and the H -bridge at the second-end increases the blocking voltage of the converter. Topology presented in (Barzegarkhoo et al., 2016) has been analyzed for asymmetric
configuration and can produce higher levels with a reduced number of components. However, the boosting factor is unity per capacitor, and the structure suffers from the higher standing voltages across the devices. For high voltage boosting gain, authors of (Saeedian et al., 2018a), (Liu et al., 2018a) have developed asymmetrical circuits with binary boosting factor. However, more capacitors are involved in producing the levels, and stress on the semiconductor devices is more across the H -bridge, which generates polarity.

### 1.3 Research motivation

In practice, it is challenging to assess various hybrid topologies as they are diverse and represent a vast family (Rufer et al., 1999, Manjrekar et al., 2000). The combination of several MLIs, either traditional or just a part of an individual structure, is termed hybrid MLI. Theoretically, there are innumerable such possible combinations. With such an ingenious arrangement, the advantage of both the topologies can be extracted when put together, which is not achievable by considering them individually. Among the wide-ranging available hybrid MLIs, it is apparent that no specific solution seems to stand out from the others remarkably. Various factors that influence the selection of a particular topology are cost, intended application, and lifespan. Some of the critical topological aspects that are to be considered while assessing the merits of a hybrid MLI are as follows:

1. Number of semiconductors used
2. Total blocking voltage of the converter
3. Optimal controllability of the topology, i.e., the degree of freedom on modulation and capacitor voltages.
4. Possibility of employing asymmetric sources/capacitor voltage ratios in the topology
5. Number of passive components

Parameters 1 and 2 affect the reliability, cost of the inverter. At the same time, the efficiency is influenced by parameters $1,2,3$, and 5 . A number of redundant states and fault-tolerant operations are directly influenced by 1 and 4 . Parameter 5 influences
the dynamic response of the inverter. Several efforts are made to generate higher voltage levels with less part count in the recent past. In that process, capacitors as intermediate voltage level generating devices have gained more attention. On this line, the research work in this thesis aims to investigate the hybrid MLIs and synthesize possible topological variations for enhancing the structural and operational behavior of the selected emerging converter families. Besides, it also aims at developing suitable control strategies for the developed structures for their reliable operation. For this study, two converter families, flying-, switched-capacitor are considered.

Having outlined the variants and limitations of the available hybrid topologies, this research is oriented toward developing novel MLI configurations and control strategies to enhance their operational performance in stand-alone and grid-connected applications. Considering the optimization of converter topologies and generating a higher number of voltage levels, the thesis aims at developing 9-, 13-level inverter topologies since these level voltage waveforms are found to exhibit global compliance on the whole standard imposed range (Chaudhuri, 2008).

### 1.4 Thesis objectives

The main objective of this work is to study and develop novel models of MLI in simulation software and implement them for passive loads as a prototype hardware module. In detail, the objectives are focused towards:

1. Design and develop a flying capacitor based MLI circuits with less component.
2. Design and develop a switched-capacitor based MLI circuits.
3. Design and develop a hybrid (flying capacitor + switched-capacitor) MLI circuits with less component.
4. Systematically evaluate, measure the losses of the developed circuits and compare with state-of-art topologies in terms of performance, component count.

### 1.5 Thesis organization

There are five chapters and four appendices in this thesis document. The outline of this thesis is highlighted in Figure 1.3.


Figure 1.3: Outline of the thesis

Chapter 1 presents a brief introduction to high-power converters, and state-of-the-art MLI topologies and in particular, critically reviews the MLIs with reduced part count and their associated intricacies concerning gridconnected application.

Chapter 2 proposes a MT-MLI with reduced part count. Besides, a sensor-less voltage balancing control to regulate the FC voltage is elaborated. Detailed simulation and experimental studies are carried out to validate the proof of controllability of the proposed topologies and its associated control system. Furthermore, a detailed comparison in terms of the number of power switches, capacitors, and their ratings is deliberated to highlight the potential merits of the proposed MT-MLI.

Chapter 3 introduces a novel SC-based hexad boost 13-level topology with only three capacitors, 14 semiconductor switches, and one diode. The seriesparallel technique is utilized effectively to balance the capacitor voltages. The circuit operation, modulation scheme, and extension for higher voltage levels are discussed. Capacitors' voltage ripple and curve-fitting approaches to calculating the power losses are analyzed in detail. Later, experimental results at different loading conditions, modulation indices are presented for validation, followed by a comparative examination. The generic cost comparison is also conducted to estimate the cost of recently presented topologies comprehensively.

Chapter 4 proposes two hybrid MLI configurations: BH-MLI, HNIT with voltage boosting ability, and less component count. The BH-MLI topology can be easily extendable to obtain a higher level output voltage waveform due to its modular switched capacitor cells (SCCs). Besides, the higher voltage level generation does not pose high-voltage stress on any topology components, as the blocking voltage of all devices within the source voltage magnitude. Later two versions of the HNIT circuit are discussed. A simple LGB voltage balancing controller is developed for the presented circuits. Further, a quantitative comparison is conducted among the state-of-art capacitor based MLIs to highlight the superiority of the proposed configurations. Finally, the performance of the proposed
circuits is validated experimentally with PD-PWM and round control method at different modulation indices, load conditions.

Chapter 5 summarizes the significant contributions of the thesis and includes some discussions on possible future research.

## Chapter 2

## MODIFIED T-TYPE MULTILEVEL INVERTER

### 2.1 Introduction

This chapter introduces a modified T-type MLI. As the proposed MLI includes an FC , its voltage regulation is imperative for generating an output voltage with equal steps and less harmonic distortion. For this, a sensor-based voltage balancing control to regulate the FC voltage is developed to maintain the same around the reference value. The FC voltage is regulated instantaneously with the LGB controller's help, thereby reducing ripple across the capacitor.

In this chapter, the topological details of the proposed MT-MLI circuit are described in detail, followed by the modulation scheme. Extensions for higher voltage levels are discussed. The simulation and experimental results for stand-alone operation of the MT-MLI circuit are provided with a detailed comparative evaluation.

### 2.2 MT-MLI circuit

The three possible structures of the proposed MT-MLI inverter with a single DC source arrangement are shown in Figure 2.1. Switching states of corresponding voltage levels for type I and type II structures are formulated in Table 2.1. Note that mid-point four-quadrant switches $\mathrm{S}_{3}, \mathrm{~S}_{4}$ employ only one active switch. Therefore only eight switches are required to form these topologies. With this arrangement, higher


Figure 2.1: MT-MLI structures: (a) Type I (b) Type II (c) Type III
utilization of $\mathrm{S}_{3}, \mathrm{~S}_{4}$ is obtained, but at the cost of the high number of diodes. However, the high number of semiconductors in conduction during voltage levels $\pm 0.25 \mathrm{~V}_{\mathrm{dc}}$, $\pm 0.5 \mathrm{~V}_{\mathrm{dc}}, \pm 0.75 \mathrm{~V}_{\mathrm{dc}}$ lead to losses. An alternative configuration for the above types is shown in 2.1 (c). Table 2.2 represents the switching states and the corresponding output voltage level formation of type III topology. Since only three devices carry current during voltage levels $\pm \mathrm{V}_{\mathrm{dc}}$ for both power flow operations (inverter, rectifier), this configuration attains lower conduction losses. Moreover, the circuit implementation of this type is feasible. For instance, the mid-point four-quadrant switches $S_{3}$, $\mathrm{S}_{4}$ can be a common-collector series connection or a common-emitter connection of IGBT switch. With all the above considerations, type III circuit is chosen for the analysis and experimental verification. The notable features of the proposed MT-MLI are:

- Requires lesser components for the generation of same number of voltages levels.
- Total blocking voltage and voltage stress across the switches corresponding to flying capacitor bridge (FCB) units are lesser and thus leads to reduced power losses. As the number of voltage level increases, power loss reduction becomes more significant.
- For a given number of voltage levels and output peak-to-peak voltage value, the required number of dc sources and their magnitudes are halved when compared with the T-type and ANPC topologies.

In fact, the popular configurations like five-level ANPC inverter (ACS5000) concede five distinct output voltage levels $\left( \pm 0.5 \mathrm{~V}_{\mathrm{dc}}, \pm 0.25 \mathrm{~V}_{\mathrm{dc}}, 0\right)$ with eight switches. Nevertheless, the proposed circuit generates nine output levels $\left( \pm \mathrm{V}_{\mathrm{dc}}, \pm 0.75 \mathrm{~V}_{\mathrm{dc}}\right.$, $\left.\pm 0.5 \mathrm{~V}_{\mathrm{dc}}, \pm 0.25 \mathrm{~V}_{\mathrm{dc}}, 0\right)$ with four pairs of complementary switches $\left(\mathrm{S}_{1}-\overline{\mathrm{S}_{1}}, \mathrm{~S}_{2}-\overline{\mathrm{S}_{2}}\right.$, $\left.\mathrm{S}_{3}-\overline{\mathrm{S}}_{3}, \mathrm{~S}_{4}-\overline{\mathrm{S}_{4}}\right)$ and two individual switches $\left(\mathrm{S}_{5}, \mathrm{~S}_{6}\right)$. Herein, the blocking voltage

Table 2.1: Switching table for Type I, Type II

| $\mathrm{V}_{\mathrm{o}}$ | $\mathrm{S}_{1}$ | $\mathrm{~S}_{2}$ | $\mathrm{~S}_{3}$ | $\mathrm{~S}_{4}$ | $\mathrm{~S}_{5}$ | $\mathrm{~S}_{6}$ | $\mathrm{C}_{\mathrm{f}}$ voltage |  |
| :--- | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | $i_{\text {inv }}>0$ | $i_{\text {inv }}<0$ |  |  |  |  |  |
| $1 \mathrm{~V}_{\mathrm{dc}}$ | 0 | 1 | 0 | 0 | 1 | 0 | N | N |
| $0.75 \mathrm{~V}_{\mathrm{dc}}$ | 0 | 0 | 0 | 0 | 1 | 0 | C | D |
| $0.5 \mathrm{~V}_{\mathrm{dc}}$ | 0 | 1 | 0 | 1 | 0 | 0 | D | C |
| $0.25 \mathrm{~V}_{\mathrm{dc}}$ | 0 | 0 | 1 | 0 | 0 | 0 | N | N |
|  | 0 | 1 | 0 | 0 | 0 | 0 | C | D |
| 0 | 0 | 0 | 0 | 0 | 0 | 1 | D | N |
|  | 1 | 1 | 0 | 0 | 1 | 0 | N | N |
| $-0.25 \mathrm{~V}_{\mathrm{dc}}$ | 1 | 1 | 0 | 1 | 0 | 0 | D | N |
|  | 1 | 1 | 0 | 0 | 1 | 0 | C | D |
| $-0.5 \mathrm{~V}_{\mathrm{dc}}$ | 1 | 1 | 1 | 0 | 0 | 0 | N | N |
| $-0.75 \mathrm{~V}_{\mathrm{dc}}$ | 1 | 1 | 0 | 1 | 0 | 1 | D | C |
|  | 1 | 1 | 0 | 0 | 0 | 1 | C | D |
| $-1 \mathrm{~V}_{\mathrm{dc}}$ | 1 | 0 | 0 | 0 | 0 | 1 | N | N |

Table 2.2: Switching table for Type III

| $\mathrm{V}_{\mathrm{o}}$ | $\mathrm{S}_{1}$ | $\mathrm{~S}_{2}$ | $\mathrm{~S}_{3}$ | $\mathrm{~S}_{4}$ | $\mathrm{~S}_{5}$ | $\mathrm{~S}_{6}$ | $\mathrm{C}_{\mathrm{f}}$ voltage |  |
| :--- | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | 1 | 0 | 0 | 1 | 0 | 1 | N | N |
| $1 \mathrm{~V}_{\mathrm{dc}}$ | 1 |  |  |  |  |  |  |  |
| $0.75 \mathrm{~V}_{\mathrm{dc}}$ | 1 | 1 | 0 | 1 | 0 | 1 | C | D |
| $0.5 \mathrm{~V}_{\mathrm{dc}}$ | 1 | 0 | 1 | 1 | 0 | 0 | D | C |
| $0.25 \mathrm{~V}_{\mathrm{dc}}$ | 1 | 1 | 1 | 1 | 0 | 0 | N | N |
|  | 1 | 0 | 1 | 0 | 1 | 0 | D | C |
| 0 | 1 | 1 | 1 | 0 | 1 | 0 | N | N |
|  | 0 | 0 | 0 | 1 | 0 | 1 | N | N |
| $-0.25 \mathrm{~V}_{\mathrm{dc}}$ | 0 | 1 | 0 | 1 | 0 | 1 | C | D |
|  | 0 | 0 | 1 | 1 | 0 | 0 | D | C |
| $-0.5 \mathrm{~V}_{\mathrm{dc}}$ | 0 | 0 | 0 | 0 | 0 | 0 | N | N |
| $-0.75 \mathrm{~V}_{\mathrm{dc}}$ | 0 | 1 | 0 | 0 | 0 | 0 | C | D |
| 0 | 0 | 1 | 0 | 1 | 0 | D | C |  |
| $-1 \mathrm{~V}_{\mathrm{dc}}$ | 0 | 1 | 1 | 0 | 1 | 0 | N | N |

(maximum voltage across the switch when it is OFF) of the switches $\mathrm{S}_{2}, \overline{\mathrm{~S}_{2}}, \mathrm{~S}_{3}$ and $\overline{S_{3}}$ is one-fourth of the input supply $\left(0.25 \mathrm{~V}_{\mathrm{dc}}\right)$, likewise switches $\mathrm{S}_{4}, \overline{S_{4}}$ blocks the half of the input supply $\left(0.5 \mathrm{~V}_{\text {dc }}\right)$, and the switches $\mathrm{S}_{5}, \mathrm{~S}_{6}$ blocks the three-fourths of the input supply $\left(0.75 \mathrm{~V}_{\mathrm{dc}}\right)$, and remaining switches $\mathrm{S}_{1}, \overline{\mathrm{~S}}_{1}$ bear full magnitude of the input supply $\left(1 \mathrm{~V}_{\mathrm{dc}}\right)$. These highest blocking voltage switches $\left(\mathrm{S}_{1}, \overline{\mathrm{~S}_{1}}\right)$ are operated at the fundamental frequency $(50 \mathrm{~Hz})$ and the rest of the low power rating switches are operated based on the switching frequency. In the current scenario of semiconductor technology, the requirement of semiconductors with different blocking voltages does not pose any setback to implement the proposed circuit. Moreover, the proposed circuit's half-bridge module nature is an added advantage. And also, these high voltage blocking switches operate at a fundamental reference frequency, which intern results in only considerable conduction losses compared to switching losses.

### 2.2.1 Modes of operation

Output voltage levels are generated by adding voltage across dc-link capacitors and FC. Switching combination for the respective voltage levels of proposed MT-MLI is listed in Table 2.1, Table 2.2. Type III topology is chosen to show the modes of operation. Figure 2.2 illustrates the operation of various modes with the current path and active switches for the output voltage, $\mathrm{V}_{\mathrm{o}}=\mathrm{V}_{\mathrm{ab}}$. Operating modes for the positive half cycle are explained as follows:

- Maximum positive voltage $\left(1 \mathrm{~V}_{\mathrm{dc}}\right): \mathrm{S}_{1}, \overline{\mathrm{~S}_{2}}, \overline{\mathrm{~S}_{3}}, \mathrm{~S}_{4}$, and $\mathrm{S}_{6}$ are ON, the load point $a$ connecting to dc-link positive and point $b$ to dc-link negative. Thus the voltage at the output $\mathrm{V}_{\mathrm{o}}=\mathrm{V}_{\mathrm{dc}}+0=\mathrm{V}_{\mathrm{dc}}$.
- Three fourth positive voltage $\left(0.75 \mathrm{~V}_{\mathrm{dc}}\right)$ : Two possible switching modes are exist. In one mode, $\mathrm{S}_{1}, \mathrm{~S}_{2}, \overline{\mathrm{~S}_{3}}, \mathrm{~S}_{4}$, and $\mathrm{S}_{6}$ are $\mathrm{ON}, \mathrm{C}_{\mathrm{f}}$ charges. Thus the voltage across the load is $\mathrm{V}_{\mathrm{o}}=\mathrm{V}_{\mathrm{dc}}-0.25 \mathrm{~V}_{\mathrm{dc}}=0.75 \mathrm{Vdc}$. In second mode, $\mathrm{S}_{1}, \overline{\mathrm{~S}_{2}}, \mathrm{~S}_{3}$, and $\mathrm{S}_{4}$ are ON , current direction at $\mathrm{C}_{\mathrm{f}}$ reversed. Thus the voltage across the load is $\mathrm{V}_{\mathrm{o}}=0.5 \mathrm{~V}_{\mathrm{dc}}+0.25 \mathrm{~V}_{\mathrm{dc}}=0.75 \mathrm{~V}_{\mathrm{dc}}$.
- Half positive voltage $\left(0.5 \mathrm{~V}_{\mathrm{dc}}\right): \mathrm{S}_{1}, \mathrm{~S}_{2}, \mathrm{~S}_{3}$, and $\mathrm{S}_{4}$ are ON , the potential point $a$ connecting to dc-link midpoint and point $b$ to the dc-link negative, resulting in the voltage at output is $\mathrm{V}_{\mathrm{o}}=0.5 \mathrm{~V}_{\mathrm{dc}}+0=0.5 \mathrm{~V}_{\mathrm{dc}}$.


Figure 2.2: Operating states of MT-MLI topology: (a) $1 \mathrm{~V}_{\mathrm{dc}}$, (b) $0.75 \mathrm{~V}_{\mathrm{dc}}$, (c) $0.75 \mathrm{~V}_{\mathrm{dc}}$, (d) $0.5 \mathrm{~V}_{\mathrm{dc}}$, (e) $0.25 \mathrm{~V}_{\mathrm{dc}}$, (f) $0.25 \mathrm{~V}_{\mathrm{dc}}$, (g) 0 , (h) 0 , (i) $-0.25 \mathrm{~V}_{\mathrm{dc}}$, (j) $-0.25 \mathrm{~V}_{\mathrm{dc}}$, (k) $-0.5 \mathrm{~V}_{\mathrm{dc}}$, (l) $-0.75 \mathrm{~V}_{\mathrm{dc}}$, (m) $-0.75 \mathrm{~V}_{\mathrm{dc}}$, (n) $-1 \mathrm{~V}_{\mathrm{dc}}$.

- One fourth positive voltage $\left(0.25 \mathrm{~V}_{\mathrm{dc}}\right)$ : Two possible switching modes are available. In one mode, $\mathrm{S}_{1}, \mathrm{~S}_{2}, \overline{\mathrm{~S}_{3}}$ and $\overline{\mathrm{S}_{4}}$ are $\mathrm{ON}, \mathrm{C}_{\mathrm{f}}$ charges. Thus the voltage across the load is $\mathrm{V}_{\mathrm{o}}=0.5 \mathrm{~V}_{\mathrm{dc}}-0.25 \mathrm{~V}_{\mathrm{dc}}=0.25 \mathrm{~V}_{\mathrm{dc}}$. In second mode, $\mathrm{S}_{1}, \overline{\mathrm{~S}_{2}}, \mathrm{~S}_{3}, \overline{\mathrm{~S}}_{4}$, and $\mathrm{S}_{5}$ are ON . Thus the voltage across the load is $\mathrm{V}_{\mathrm{o}}=0+0.25 \mathrm{~V}_{\mathrm{dc}}=0.25 \mathrm{~V}_{\mathrm{dc}}$.
- Zero output voltage $\left(0 \mathrm{~V}_{\mathrm{dc}}\right)$ : Two possible switching modes are exist. $\mathrm{S}_{1}, \mathrm{~S}_{2}, \mathrm{~S}_{3}$, $\overline{S_{4}}$ and $\mathrm{S}_{5}$ are ON or $\overline{\mathrm{S}_{1}}, \overline{\mathrm{~S}_{2}}, \overline{\mathrm{~S}_{3}}, \mathrm{~S}_{4}$, and $\mathrm{S}_{6}$ are ON. In both combinations point $a$ and point $b$ are short circuited, resulting in the voltage across the output in both cases is $\mathrm{V}_{\mathrm{o}}=0+0=0 \mathrm{~V}_{\mathrm{dc}}$.


### 2.3 PWM switching strategy

The FC voltages are usually controlled by applying two types of techniques, namely active and natural balancing approaches (Thielemans et al., 2012). In the active balancing technique, the control algorithm determines suitable switching states followed by unbalanced states to balance the FC voltages. However, this approach propagates uneven switching losses among the switches. Next, the natural balancing technique is specially applied for FC inverters. Herein the capacitor voltage balancing is obtained without any additional control algorithms by using the phase-shifted PWM (PS-PWM) technique. Due to large time constants, in turn, causing poor voltage balancing dynamics, it makes PS-PWM not to use redundant states optimally in some duty ratio ranges (Sadigh et al., 2010), (McGrath and Holmes, 2011). To overcome this issue, a new switching pattern is developed.

In general, the FC voltage starts decreasing when the current leaves the positive plate of the capacitor, and the effect reverses with the reversal of load current. The FC voltage remains unaltered in bypass mode since it neither connects to the load nor the source. Once the effect of each switching state is analyzed thoroughly, the switching strategy required for the generation of the multilevel waveform is developed. One of the critical issues in developing the switching strategy is maintaining the FC voltage at its reference value. The voltage across FC gets diverged from its desired value in generating output voltage levels. Thus a dedicated controller is essential to take care of this issue. Since the proposed MLI exhibits sufficient redundancies, the necessity of an additional controller and a sensor can be confronted by integrating the capacitor balancing feature with the proposed modulation technique. This technique


Figure 2.3: PD-SPWM approach: (a) Reference \& Carrier waves, (b) Selector signals, (c) Gating pulses.
obviates the need for complex computations and simplifies the control implementation in real-time.

The proposed switching algorithm originates from the level shift PWM technique, where the carrier waves are vertically displaced with equal magnitude and frequency. The proposed control algorithm is built with the PD-SPWM approach, which is portrayed in Figure 2.3(a). A rectified modulated sinusoidal signal (double the fundamental frequency) is considered as a reference signal $\left(\left|\mathrm{V}_{\text {ref }}\right|\right)$. The carrier waves $\left(\mathrm{N}_{\mathrm{Car}}\right)$ required to generate $N_{l}$ voltage levels at the output is presented as

$$
\begin{equation*}
\mathrm{N}_{\mathrm{Car}}=\frac{\mathrm{N}_{\mathrm{l}}-1}{2} . \tag{2.1}
\end{equation*}
$$

The reference voltage is defined by

$$
\begin{equation*}
V_{\mathrm{ref}}=\mathrm{V}_{\mathrm{m}} \sin \omega \mathrm{t} \tag{2.2}
\end{equation*}
$$

Here, $\mathrm{V}_{\mathrm{m}}$ is peak magnitude of reference wave and amplitude modulation index, $m_{a}$, is given by

$$
\begin{equation*}
\mathrm{m}_{\mathrm{a}}=\frac{\mathrm{V}_{\mathrm{m}}}{4 \times \mathrm{V}_{\mathrm{Car}}} \tag{2.3}
\end{equation*}
$$

where $\mathrm{V}_{\mathrm{Car}}$ is peak amplitude of a carrier wave.
The magnitude of $m_{a}$ usually depends on the $\mathrm{V}_{\mathrm{m}}$. Since the $\mathrm{V}_{\text {Car }}$ assumed to be fixed and in the present case and $\mathrm{V}_{\text {Car }}$ equals 0.25 . For $m_{a} \leq 0.25$, three levels will be produced in the output voltage. If $0.25<m_{a} \leq 0.50$, five levels will be produced in the output voltage, if $0.50<m_{a} \leq 0.75$, the output voltage will have seven levels and if $m_{a}$ is higher than 0.75 , nine voltage levels at output will be produced.

The mathematical expression of PWM multilevel voltage waveform in terms of dc offsets, fundamental, carrier harmonics, and their side-band harmonics can be expressed as a double summation Fourier series

$$
\begin{align*}
\mathrm{v}(\mathrm{t})= & \frac{\mathrm{A}_{\mathrm{oo}}}{2}+\sum_{n=1}^{\infty} \mathrm{A}_{\mathrm{on}} \cos \left(\mathrm{n} \omega_{\mathrm{o}} \mathrm{t}\right)+\mathrm{B}_{\mathrm{on}} \sin \left(\mathrm{n} \omega_{\mathrm{o}} \mathrm{t}\right)+\sum_{\mathrm{m}=1}^{\infty} \mathrm{A}_{\mathrm{mo}} \cos \left(\mathrm{~m} \omega_{\mathrm{c}} \mathrm{t}\right)+\mathrm{B}_{\mathrm{mo}} \sin \left(\mathrm{~m} \omega_{\mathrm{c}} \mathrm{t}\right) \\
& +\sum_{m=1}^{\infty} \sum_{\substack{n=-\infty \\
n \neq 0}}^{\infty}\left\{\mathrm{A}_{\mathrm{mn}} \cos \left(\mathrm{~m} \omega_{\mathrm{c}} \mathrm{t}+\mathrm{n} \omega_{\mathrm{o}} \mathrm{t}\right)+\mathrm{B}_{\mathrm{mn}} \sin \left(\mathrm{~m} \omega_{\mathrm{c}} \mathrm{t}+\mathrm{n} \omega_{\mathrm{o}} \mathrm{t}\right)\right\} \tag{2.4}
\end{align*}
$$

The coefficients of (2.4) are expressed in the double Fourier integral as

$$
\begin{equation*}
A_{m n}+j B_{m n}=\frac{1}{2 \pi^{2}} \int_{-\pi}^{\pi} \int_{-\pi}^{\pi} v(x, y) e^{j(m x+n y)} d x d y \tag{2.5}
\end{equation*}
$$

Where $\mathrm{x}=\omega_{\mathrm{c}} \mathrm{t}, \mathrm{y}=\omega \mathrm{t}$. To evaluate (2.5), the function $\mathrm{v}(x, y)$ is compared against the carrier wave forms in the $x$ dimension, and the reference waveform in the $y$ dimension.

Table 2.2 report the suitable switching states for the capacitor charging, discharging, and no effect modes over a fundamental cycle. Thus, instantaneous capacitor voltage balance is possible within an inverter half cycle by utilizing switch state redundancy. Moreover, Like (Sadigh et al., 2010), (Chaudhuri et al., 2010), there is no restriction on the amplitude modulation index in the proposed circuit and also no need to maintain an equal width for each level.

Capacitor voltage balancing technique proposed in (Khoshkbar-Sadigh et al., 2016) is adopted to regulate FC voltage. FC voltage is regulated instantaneously in this technique. Firstly, the sensed FC voltage $\left(\mathrm{V}_{\mathrm{C}_{\mathrm{f}}}\right)$ is compared with the reference value $\left(\left.\mathrm{V}_{\mathrm{C}_{\mathrm{f}}}\right|_{\text {ref }}\right)$, and the error is processed through a hysteresis controller. The output of hysteresis controller, from now on, $\Delta_{\mathrm{C}_{\mathrm{f}}}$ has two distinct values; " 1 " indicating that the FC voltage is lesser than the reference value and thus needs charging and " 0 " for vice versa given as,

$$
\begin{gather*}
\Delta \mathrm{V}_{\mathrm{C}_{\mathrm{f}}}=\frac{\mathrm{V}_{\mathrm{C}_{f}}}{\left.\mathrm{~V}_{\mathrm{C}_{\mathrm{f}}}\right|_{\mathrm{ref}}}-1  \tag{2.6}\\
\Delta_{\mathrm{C}_{\mathrm{f}}}= \begin{cases}1, & \text { if } \Delta \mathrm{V}_{\mathrm{C}_{\mathrm{f}}} \leq 0 \\
0, & \text { otherwise }\end{cases} \tag{2.7}
\end{gather*}
$$

It is to note in Table 2.2, that the effect of each state on FC voltage is tabulated assuming that the load current is flowing out of the converter. Thus it is vital to have the information on the polarity of the converter current for the exercise of appropriate switching state. Therefore, a zero crossing detector, from now on, "I" is employed
and is given as,

$$
\mathrm{I}= \begin{cases}1, & \text { if } i_{i n v} \geq 0  \tag{2.8}\\ 0, & \text { otherwise }\end{cases}
$$

Further, the procedure for developing a logic form equation based switching function is described. Only those output voltage levels (Table 2.2) where the entry for a particular switch is " 1 " are considered.

1. Switching function of $S_{2}: S_{2}$ is ON for positive voltage levels $0 \mathrm{~V}_{\mathrm{dc}}, 0.25 \mathrm{~V}_{\mathrm{dc}}$, $0.5 \mathrm{~V}_{\mathrm{dc}}$ and $0.75 \mathrm{~V}_{\mathrm{dc}}$. Since $\mathrm{S}_{2}$ is to be ON during the voltage level $0 \mathrm{~V}_{\mathrm{dc}}, 0.5 \mathrm{~V}_{\mathrm{dc}}$, the term $\overline{A_{1}}, \mathrm{~A}_{2} \overline{\mathrm{~A}}_{3}$ are to be included, respectively. For the voltage levels $0.25 \mathrm{~V}_{\mathrm{dc}}$, and $0.75 \mathrm{~V}_{\mathrm{dc}}, \mathrm{S}_{2}$ is ON when the FC needs discharging and if one of the following conditions are satisfied

- Current is positive $(I=1)$ and $C_{f}$ needs to charge $\left(\Delta_{C_{f}}=1\right)$, which is equal to I• $\Delta_{\mathrm{C}_{\mathrm{f}}}$.
- Current is negative $(\overline{\mathrm{I}}=1)$ and $\mathrm{C}_{\mathrm{f}}$ needs to discharge $\left(\Delta_{\mathrm{C}_{\mathrm{f}}}^{-}=1\right)$, which is equal to $\overline{\mathrm{I}} \cdot \Delta_{\mathrm{C}_{\mathrm{f}}}^{-}$.

The above conditions are logically expressed as I $\cdot \Delta_{\mathrm{C}_{f}}+\overline{\mathrm{I}} \cdot \Delta_{\mathrm{C}_{\mathrm{f}}}^{-}$. Since it is applicable only during voltage levels $0.25 \mathrm{~V}_{\mathrm{dc}}$, and $0.75 \mathrm{~V}_{\mathrm{dc}}$, the terms $\mathrm{A}_{1} \overline{\mathrm{~A}_{2}} \mathrm{P}$, $\mathrm{A}_{3} \overline{\mathrm{~A}}_{4} \mathrm{P}$ are multiplied with it.
2. Switching function of $S_{5}$ : $S_{5}$ is ON for positive output voltage levels $0.25 \mathrm{~V}_{\mathrm{dc}}$ and $0 \mathrm{~V}_{\mathrm{dc}}$. The term to be included for voltage level $0 \mathrm{~V}_{\mathrm{dc}}$ is $\overline{\mathrm{A}_{1}} \mathrm{P}$. Coming to voltage level $0.25 \mathrm{~V}_{\mathrm{dc}}, \mathrm{S}_{5}$ is ON when the FC needs discharging and if one of the following conditions is fulfilled.

- Current is positive $(I=1)$ and $C_{f}$ needs to discharge $\left(\Delta_{C_{f}}^{-}=1\right)$, which is equal to I $\cdot \Delta_{\mathrm{C}_{\mathrm{f}}}^{-}$.
- Current is negative $(\overline{\mathrm{I}}=1)$ and $\mathrm{C}_{\mathrm{f}}$ needs to charge $\left(\Delta_{\mathrm{C}_{\mathrm{f}}}=1\right)$, which is equal to $\overline{\mathrm{I}} \cdot \Delta_{\mathrm{C}_{\mathrm{f}}}$.

The above conditions are logically expressed as I $\cdot \Delta_{\mathrm{C}_{f}}^{-}+\overline{\mathrm{I}} \cdot \Delta_{\mathrm{C}_{f}}$. Since it is applicable only during voltage level $0.25 \mathrm{~V}_{\mathrm{dc}}$, the term $\mathrm{A}_{1} \overline{\mathrm{~A}_{2}} \mathrm{P}$ is multiplied with it. The same principle is applied during the negative half cycle as well.

The switching functions derived using the above principle for all the six switches are as follows:

$$
\begin{align*}
& \mathrm{S}_{1}=\mathrm{P}  \tag{2.9}\\
& \mathrm{~S}_{2}=\left(\mathrm{A}_{1} \cdot \overline{\mathrm{~A}_{2}}+\mathrm{A}_{3} \cdot \overline{\mathrm{~A}_{4}}\right) \cdot \mathrm{D}_{1}+\left(\overline{\mathrm{A}_{1}}+\mathrm{A}_{2} \cdot \overline{\mathrm{~A}_{3}}\right) \cdot \mathrm{P}+\mathrm{A}_{4} \cdot \overline{\mathrm{P}}  \tag{2.10}\\
& \mathrm{~S}_{3}=\left(\mathrm{A}_{1} \cdot \overline{\mathrm{~A}_{2}}+\mathrm{A}_{3} \cdot \overline{\mathrm{~A}_{4}}\right) \cdot \mathrm{D}_{2}+\left(\overline{\mathrm{A}_{1}}+\mathrm{A}_{2} \cdot \overline{\mathrm{~A}_{3}}\right) \cdot \mathrm{P}+\mathrm{A}_{4} \cdot \overline{\mathrm{P}}  \tag{2.11}\\
& \mathrm{~S}_{4}=\left(\mathrm{A}_{2} \cdot \overline{\mathrm{~A}_{3}}+\mathrm{A}_{3} \cdot \overline{\mathrm{~A}_{4}}+\mathrm{A}_{4}\right) \cdot \mathrm{P}+\left(\overline{\mathrm{A}_{1}}+\mathrm{A}_{1} \cdot \overline{\mathrm{~A}_{2}}\right) \cdot \overline{\mathrm{P}}  \tag{2.12}\\
& \mathrm{~S}_{5}=\left(\overline{\mathrm{A}_{1}}+\mathrm{A}_{1} \cdot \overline{\mathrm{~A}_{2}} \cdot \mathrm{D}_{2}\right) \cdot \mathrm{P}+\left(\mathrm{A}_{3} \cdot \overline{\mathrm{~A}_{4}} \cdot \mathrm{D}_{2}+\mathrm{A}_{4}\right) \cdot \overline{\mathrm{P}}  \tag{2.13}\\
& \mathrm{~S}_{6}=\left(\mathrm{A}_{3} \cdot \overline{\mathrm{~A}_{4}} \cdot \mathrm{D}_{1}+\mathrm{A}_{4}\right) \cdot \mathrm{P}+\left(\overline{\mathrm{A}_{1}}+\mathrm{A}_{1} \cdot \overline{\mathrm{~A}_{2}} \cdot \mathrm{D}_{1}\right) \cdot \overline{\mathrm{P}} \tag{2.14}
\end{align*}
$$

where, $\mathrm{D}_{1}=\left(\mathrm{I} \cdot \Delta_{\mathrm{C}_{\mathrm{f}}}+\overline{\mathrm{I}} \cdot \Delta_{\mathrm{C}_{\mathrm{f}}}^{-}\right)$and $\mathrm{D}_{2}=\left(\mathrm{I} \cdot \Delta_{\mathrm{C}_{\mathrm{f}}}^{-}+\overline{\mathrm{I}} \cdot \Delta_{\mathrm{C}_{\mathrm{f}}}\right)$.

### 2.4 Recommended extensions of MT-MLI

For generating the more number of output voltage levels $(>9)$, the following extensions are recommended in this section.

### 2.4.1 Structure - 1

To produce more voltage levels at output, FCs are added in cascade manner, as depicted in Figure 2.4. The voltage levels are dependent on the number of FCs connected. The number of FCs and the output voltage levels $\left(\mathrm{N}_{\mathrm{l}}\right)$ are related as, $\mathrm{N}_{\mathrm{l}}=8 \times 2^{(\mathrm{p}-1)}+1$. Where $p$ is the number of FCs cascaded in series.

The required voltage reference at the added FC is expressed as

$$
\begin{equation*}
\mathrm{V}_{\mathrm{Cf}_{\mathrm{p}}}=\frac{\mathrm{V}_{\mathrm{dc}}}{4 \times 2^{(\mathrm{p}-1)}} \quad \mathrm{p}=1,2,3, \ldots \tag{2.15}
\end{equation*}
$$

### 2.4.2 Structure - 2

In this method, a facility to integrate multiple sources is achieved by considering the proposed nine-level topology as a fundamental MLI units are cascaded as drawn in Figure 2.5. The voltage across the multiple dc-links is designated as $\mathrm{V}_{\mathrm{dc}_{1}}, \mathrm{~V}_{\mathrm{dc}_{2}}, \ldots$,


Figure 2.4: Structure - 1: Extension by cascading FCs
$\mathrm{V}_{\mathrm{dc}_{\mathrm{q}}}$. The total output voltage between terminals $a b$ is the sum of individual proposed MLI outputs and expressed as,

$$
\begin{equation*}
\mathrm{V}_{\mathrm{o}}=\mathrm{V}_{1}+\mathrm{V}_{2}+\ldots+\mathrm{V}_{\mathrm{q}} \tag{2.16}
\end{equation*}
$$

Based on the dc-link voltage magnitude ratios of each cascaded subsystem, the MTMLI can operate in two modes:

- The total dc-link voltage ratio of each cascade unit is equal (symmetric mode) to one in this mode. In other words $\mathrm{V}_{\mathrm{dc}_{1}}=\mathrm{V}_{\mathrm{dc}_{2}}=\ldots=\mathrm{V}_{\mathrm{dc}_{\mathrm{q}}}=\mathrm{V}_{\mathrm{dc}}$. The value of $N_{l}$ is same as that of configuration in structure-1.
- The total dc-link voltage ratio of each cascaded unit differs in the order of two. In other word $\mathrm{V}_{\mathrm{dc} 1}=2^{0} \times \mathrm{V}_{\mathrm{dc}}, \mathrm{V}_{\mathrm{dc} 2}=2^{1} \times \mathrm{V}_{\mathrm{dc}}, \ldots, \mathrm{V}_{\mathrm{dc}_{\mathrm{q}}}=2^{\mathrm{q}} \times \mathrm{V}_{\mathrm{dc}}$. The value of $\mathrm{N}_{\mathrm{l}}$ is calculated as,

$$
\begin{equation*}
\mathrm{N}_{\mathrm{l}}=2 \times \frac{\mathrm{V}_{\mathrm{o}, \text { peak }}}{\mathrm{V}_{\mathrm{C}_{1}}}+1 \tag{2.17}
\end{equation*}
$$

Here,

$$
\mathrm{V}_{\mathrm{o}, \text { peak }}=\sum_{\mathrm{i}=1}^{\mathrm{q}} \mathrm{~V}_{\mathrm{dc}_{\mathrm{i}}}
$$

### 2.4.3 Structure - 3

In this method, adding more number of FCBs in cascade enables the proposed topology to produce more output voltage levels as shown in Figure 2.6. As the number of


Figure 2.5: Structure - 2: Extension by cascading nine-level fundamental blocks

FCBs increases, voltage stress across switches corresponding to FCB units will reduce and thus leads to reduced power losses. However, when compared to structure - 1, it requires $2 m$ extra switches for $m$ added FCs. The relation between the number of FCBs $(r)$ and the number of voltage levels $\left(\mathrm{N}_{\mathrm{l}}\right)$ is given as, $\mathrm{N}_{\mathrm{l}}=8 \times 2^{\mathrm{r}}+1$. Where $r$ is the number of FCB modules joined in cascade.

The voltage to be maintained across the appended FCs of the FCB is obtained using,

$$
\begin{equation*}
\mathrm{V}_{\mathrm{Cf}}=\frac{\mathrm{V}_{\mathrm{dc}}}{4 \times 2^{\mathrm{r}}} \quad \mathrm{r}=0,1,2,3, \ldots \tag{2.18}
\end{equation*}
$$

As a consequence of such an addition, the topology attains modularity and easily


Figure 2.6: Structure - 3: Extension by cascading H-bridges
scalable. Which also translates in higher reliability since failure in any of the FCB will not shut down the entire MLI instead enables it to operate at a lower number of voltage levels by bypassing the defective cell(s).

### 2.5 Simulation and hardware studies

### 2.5.1 Simulation study

Simulations are carried out in MATLAB/Simulink environment. Firstly, a standalone system with an input voltage of 230 V root mean squared (RMS) with different variations of the passive load is considered. The minimum capacitance value needed with $2.5 \%$ voltage-ripple for $\mathrm{C}_{1}, \mathrm{C}_{2}, \mathrm{C}_{\mathrm{f}}$ is $1000 \mu \mathrm{~F}, 1000 \mu \mathrm{~F}$, and 0.1 mF , respectively. A detailed capacitance calculation is included in Appendix A. The steady-state waveforms at $m_{a}=1$ is shown in Figure 2.7(a). Voltage of capacitor $\mathrm{C}_{\mathrm{f}}$ is balanced at a peak of 81.25 V and capacitors $\mathrm{C}_{1}, \mathrm{C}_{2}$ at 162.5 V each. The achieved peak output voltage is nearly equal to 325 V , with nine different levels between +325 V to -325 V . The fundamental RMS values of load voltage, current are 230 V , and 3.67 A respectively. Capacitor voltages, load voltage and currents at different load conditions are portrayed in Figure 2.7(b)-(f). The dynamic change is applied to the load and supply voltage at $\mathrm{t}_{\mathrm{tr}}$ sec. In first scenario, the inverter load is changed from $(90+$ $j 56.54) \Omega$ to $(180+j 113.09) \Omega$ and in second scenario, load is changed from $90 \Omega$ to $(90+\mathrm{j} 56.54) \Omega$. Figure $2.7(\mathrm{~d})$ shows the sudden increment in load from $(90+$ $\mathrm{j} 56.54) \Omega$ to $(90+\mathrm{j} 56.54) \Omega$. A sudden change is applied on load from no load to full load in Figure 2.7(e). A step increment in supply voltage is also applied to the converter input in Figure 2.7(f). All the capacitor voltages are maintained their reference value at all dynamic changes in load and supply. It is perceived from the figures that the output voltages, currents, and capacitors' voltages are at their expected values. Therefore, the proposed inverter has a fast and proper voltage and current response under sudden changes in power conditions.

Secondly, a three-phase grid-connected case study is considered to validate the proposed topology. The basic architecture of a three-phase three-wire shunt active power filter (SAPF) is shown in Figure 2.8. Active power filters (APFs) inject equal and opposite harmonics into the power system to neutralize the harmonics that are generated by other components. APF is controlled to supply the compensating cur-


Figure 2.7: Simulation waveforms of stand-alone system: (a) steady-state waveforms at $(90+\mathrm{j} 56.54) \Omega$, (b) step increment in load from $(90+\mathrm{j} 56.54) \Omega$ to $(180+\mathrm{j} 113.09) \Omega$, (c) sudden change in load from $90 \Omega$ to $(90+\mathrm{j} 56.54) \Omega$, (d) change in power factor from highly resistive load to highly inductive load, (e) dynamic change in load from no-load to full load, (f) step change in supply from 162 V to 325 V .
rent to cancel out the current harmonics on the AC side and reactive power flow to the source, thereby making the source current in phase with the source voltage. The switch-in response of the APF and load dynamics are implemented by incorporating circuit breaker models in the system. A rectifier is a harmonics-producing nonlinear load is connected to the AC mains. The simulation of three APFs with a three-phase and a three-wire system using MATLAB/Simulink along with Sim Power System toolbox are described for the application of harmonics elimination and power factor correction. The MLI is controlled to inject the active power and exchange reactive power with the grid. A standard PQ-based current controller is employed for the control of grid current.


Figure 2.8: Block diagram of shunt active power filter with proposed topology

A diode rectifier is considered as a non-linear load, as shown in Figure 2.8. $i_{s x}$, $i_{l x}$, and $i_{c x}$ refer to source, load, and compensating currents of phase $x(x=\mathrm{a}, \mathrm{b}, \mathrm{c})$. A grid voltage of line-line peak value 415 V with a switching frequency of 2 kHz is considered. The output voltage of the inverter, grid current, injected compensating current are shown in Figure 2.9(a)-(d). As evident in Figure 2.9(b), the grid currents are in phase with the grid voltage confirming the unity PF after $\mathrm{t}=0.05 \mathrm{sec}$. The harmonic spectra of source current before and after applying APF are shown in Figure 2.10(a), (b). All the dominant harmonics are suppressed to a great extent. The results show the satisfactory performance of the proposed converter in APF application for harmonics mitigation and power factor correction in nonlinear loads.


Figure 2.9: Simulation waveforms of shunt active power filter: (a) source voltage, (b) source current, (c) compensating current, (d) compensating voltage.


Figure 2.10: FFT spectrum of current waveform (a) before applying APF, (b) after applying APF.

### 2.5.2 Experimental study

Afterward, the stated features of the proposed inverter are validated experimentally. SKM75GB123D IGBT modules, Capacitor unit, Gate drives (TLP250) along with the dead band circuit, and RL-load are the attributes for building the prototype set up in the laboratory. The Real-Time simulator, OP4200, is employed as a controller which has fed PWM pulses to the proposed MLI. Complete description of prototype set-up is demonstrated in Appendix D. Table 2.3 summarizes the details of attributes considered for the prototype setup. THD versus modulation index graph is portrayed in Figure 2.11. Capacitor, load voltages and currents of nine-level MT-MLI at different load conditions are validated experimentally. The steady-state experimental capacitor voltages, load voltage and current at $30 \Omega-2 \mathrm{mH}$ load are represented in Figure 2.12(a)(b). It is obvious that the output voltage waveform is comprised of nine-levels with the magnitude of 50 volts and current magnitude of 1.67 A . Figure 2.12(c)-(d) portraits step change in load from $30 \Omega-2 \mathrm{mH}$ to $60 \Omega-4 \mathrm{mH}$. And also waveforms for dynamic change in load from $30 \Omega$ to $60 \Omega-4 \mathrm{mH}$ are portrayed in Figure 2.12(e)-(f). High inductive - low resistive load is employed to test the proposed topology and results are depicted in Figure 2.12(g)-(h). Load current waveform is sinusoidal with 4.427 A (rms) and lagging behind the output voltage with an angle of $51.488^{\circ}$, since the load is $(5+\mathrm{j} 6.28) \Omega$. From the above experimental results, it is proving that the proposed MT-MLI is maintaining its output, FC voltages at reference irrespective of load variation.

Table 2.3: Attributes for hardware set-up

| Parameters | Value |
| :--- | :--- |
| dc-link voltage | 50 V |
| Fundamental output frequency | 50 Hz |
| dc-link capacitances $\left(\mathrm{C}_{1}, \mathrm{C}_{2}\right)$ | $1000 \mu \mathrm{~F}, 1000 \mu \mathrm{~F}$ |
| Flying capacitance $\left(\mathrm{C}_{\mathrm{f}}\right)$ | 0.1 mF |
| Switching frequency $\left(f_{s w}\right)$ | 2 kHz |
| Load resistance and inductance | $30 \Omega-2 \mathrm{mH} ;$ |
|  | $60 \Omega-4 \mathrm{mH} \& 10 \Omega-30 \mathrm{mH}$ |

The proposed one has the least number of device count without missing switching redundancy as compared with recent developed FC based configurations which are
reported in Table 2.4. Additionally, a single isolated supply is employed to curtail vast input setup and operating with one FC reduces the voltage balancing issue. Further, the peak inverse voltage (PIV), 0.55 pu leads to choose the medium voltage rating switches to meet the load requirements. In a nutshell, proposed circuit performing well in terms of part count, PIV, efficiency, and cost.


Figure 2.11: THD versus modulation index plot


Figure 2.12: Experimental results: (a), (b): Capacitor, load voltages and current at $30 \Omega$ -2 mH load; (c), (d): Capacitor, load voltages and current at step change in load from 30 $\Omega-2 \mathrm{mH}$ to $60 \Omega-4 \mathrm{mH}$; (e), (f): Capacitor, load voltages and current at dynamic change in resistive-inductive load from $30 \Omega$ to $60 \Omega-4 \mathrm{mH}$; (g), (h): Capacitor, load voltages and current at $5 \Omega-20 \mathrm{mH}$ load.

| Parameter |  | Topology |  |  |  |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | 1 | 2 | 3 | 4 | 5 | 6 | 7 | 8 | Proposed <br> Type I | Proposed Type II | Proposed <br> Type III |
| $\mathrm{N}_{\text {sw }}$ |  | 10 | 9 | 14 | 12 | 12 | 12 | 14 | 12 | 8 | 8 | 10 |
| $\mathrm{N}_{\mathrm{dc}}$ |  | 2 | 1 | 2 | 2 | 2 | 2 | 2 | 2 | 1 | 1 | 1 |
| $\mathrm{N}_{\text {diode }}$ |  | 0 | 1 | 0 | 0 | 0 | 0 | 0 | 0 | 8 | 10 | 0 |
| $\mathrm{N}_{\mathrm{cf}}$ |  | 2 | 1 | 3 | 3 | 2 | 1 | 2 | 3 | 1 | 1 | 1 |
| $\mathrm{V}_{\text {Cf }}$ | $1 \mathrm{~V}_{\mathrm{dc}}$ | 0 | 1 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |
|  | $0.5 \mathrm{~V}_{\mathrm{dc}}$ | 1 | 2 | 0 | 1 | 1 | 1 | 1 | 0 | 0 | 0 | 0 |
|  | $0.25 \mathrm{~V}_{\mathrm{dc}}$ | 1 | 0 | 2 | 1 | 1 | 1 | 1 | 0 | 1 | 1 | 1 |
|  | $0.125 \mathrm{~V}_{\mathrm{dc}}$ | 0 | 0 | 1 | 1 | 0 | 0 | 0 | 3 | 0 | 0 | 0 |
| $\operatorname{PIV}(\mathrm{p} . \mathrm{u})$ |  | 0.85 | 2.1 | 0.4 | 0.6 | 0.7 | 0.6 | 7.5 | 1.05 | 0.825 | 1.0 | 0.55 | | $\mathrm{N}_{\mathrm{sw}}$ - No. of switches, $\mathrm{N}_{\mathrm{dc}}-$ No. of DC sources, $\mathrm{N}_{\mathrm{Cf}}-$ No. of flying capacitors, $\mathrm{N}_{\mathrm{diode}}=$ no. of diodes. |  |
| :--- | :--- |
| 1. Chaudhuri et al. (2010) | 5. Li et al. (2011) |
| 2. Liu et al. (2018a) | 6. Sandeep and Yaragatti (2017) |
| 3. Nair et al. (2017) | 7. Chaudhuri et al. (2007) |
| 4. Barbosa et al. (2005) | 8. Rajeevan et al. (2013) |

## Chapter 3

## SINGLE-STAGE HEXAD BOOST MULTILEVEL INVERTER

### 3.1 Introduction

In the previous chapter, a reduced component count MT-MLI circuit with unity voltage gain is presented. An uncomplicated sensor-based voltage balancing is developed to control the FC voltages. In this chapter, a switched-capacitor-based MLI with a voltage gain of six will be discussed. The principle of the series-parallel technique is adopted to charge and discharge the capacitors. For this, a control strategy without voltage, current sensors is developed to maintain the capacitor voltage around the reference value. The advantages of such a control scheme are reduced control requirement, cost, and overall system intricacies.

This chapter is composed as follows: The proposed structure's circuit description and operating principle are discussed, followed by the developed PWM switching strategy. Possible extensions for high voltage levels are discussed. Further, experimental verifications at different loading conditions and loss calculation of the proposed configuration are provided.

### 3.2 SSHB topology

Figure 3.1 depicts the proposed single-stage hexad boost (SSHB) inverter circuit. As the name implies, SSHB produces six times boosted output with the magnitude of


Figure 3.1: 13-level SSHB inverter topology
$1 \mathrm{~V}_{\mathrm{dc}}$ for each level and provides 13-levels in output voltage. The SSHB generates 13 -levels from $6 \mathrm{~V}_{\mathrm{dc}}$ to $-6 \mathrm{~V}_{\mathrm{dc}}$ with 14 power electronic switches, three capacitors, and one diode. Capacitors $\mathrm{C}_{1}, \mathrm{C}_{2}$, and $\mathrm{C}_{3}$ are charged-discharged several times with series-parallel technique to generate all levels expect zero and $\pm 1 \mathrm{~V}_{\mathrm{dc}}$. The equivalent switching circuitries for all 13 voltage-levels/modes are portrayed in Figure 3.2, 3.3. The green, red, and grey capacitors indicate the charge, discharge, and no effect states, respectively. Another notable benefit of the proposed SSHB is that it forms zero and negative levels without a back-end H-bridge. Therefore, lower-voltage rated semiconductor switches can be used in the inverter. The blocking voltages of the semiconductors are examined and enlisted in Table 3.1. The blocking voltage of the semiconductors does not exceed four times of source voltage even for higher levels.

Table 3.1: Peak voltage across each component of SSHB circuit

| Component | Peak voltage |
| :--- | :---: |
| $\mathrm{S}_{3}, \mathrm{D}$ | $\mathrm{V}_{\mathrm{dc}}$ |
| $\mathrm{S}_{1}, \mathrm{~S}_{4}, \mathrm{~S}_{5} \mathrm{~S}_{6}, \mathrm{~S}_{9}, \mathrm{~S}_{10}, \mathrm{~S}_{11}$ | $2 \mathrm{~V}_{\mathrm{dc}}$ |
| $\mathrm{S}_{2}, \mathrm{~S}_{7}, \mathrm{~S}_{8}$ | $4 \mathrm{~V}_{\mathrm{dc}}$ |
| $\mathrm{C}_{1}$ | $\mathrm{~V}_{\mathrm{dc}}$ |
| $\mathrm{C}_{2}, \mathrm{C}_{3}$ | $2 \mathrm{~V}_{\mathrm{dc}}$ |

Table 3.2 shows the switching pattern and the effect on the capacitor for the respective voltage level. Here C, D,,- 1 , and 0 stands for a charge, discharge, idol, ON, and OFF, respectively. Capacitors $\mathrm{C}_{1}, \mathrm{C}_{2}$, and $\mathrm{C}_{3}$ charge, discharge several times, as shown in Table 3.2. Capacitor $\mathrm{C}_{1}$ charges to the source voltage $\mathrm{V}_{\mathrm{dc}}$ through $\overline{S_{3}}$, D. $C_{2}, C_{3}$ charge to twice the source voltage through switches $S_{3}-S_{5}, S_{7}-S_{9}$,
and $S_{11}$. Load impedance does not affect the charging loop's time constant, and capacitor voltages instantly reach their final value because semiconductors' parasitic resistance is meager. However, load impedance increases the discharging loop's time constant while discharging the capacitors because the load resistance is high compared to the component parasitic resistance. Thereby, capacitor voltages are maintained at required values even with few charging modes. It is worthy of mentioning that the $\mathrm{C}_{1}$, $\mathrm{C}_{2}$, and $\mathrm{C}_{3}$ voltages are kept at $\mathrm{V}_{\mathrm{dc}}, 2 \mathrm{~V}_{\mathrm{dc}}$, and $2 \mathrm{~V}_{\mathrm{dc}}$ (by neglecting component voltage drop) without any additional balancing circuit, therefore, reduced control complexity.

Table 3.2: Switching table for the 13 -level SSHB-MLI

| $\mathrm{V}_{\mathrm{o}}=\mathrm{V}_{\mathrm{ab}}$ | Switch |  |  |  |  |  |  |  |  |  |  | Capacitor state |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | $\mathrm{S}_{1}$ | $\mathrm{S}_{2}$ | $\mathrm{S}_{3}$ | $\mathrm{S}_{4}$ | $\mathrm{S}_{5}$ | $\mathrm{S}_{6}$ | $\mathrm{S}_{7}$ | $\mathrm{S}_{8}$ | $\mathrm{S}_{9}$ | $\mathrm{S}_{10}$ | $\mathrm{S}_{11}$ | $\mathrm{C}_{1}$ | $\mathrm{C}_{2}$ | $\mathrm{C}_{3}$ |
| $6 \mathrm{~V}_{\mathrm{dc}}$ | 1 | 0 | 1 | 0 | 1 | 1 | 1 | 0 | 0 | 1 | 0 | D | D | D |
| $5 \mathrm{~V}_{\mathrm{dc}}$ | 1 | 0 | 0 | 0 | 1 | 1 | 1 | 0 | 0 | 1 | 0 | C | D | D |
| $4 \mathrm{~V}_{\mathrm{dc}}$ | 1 | 0 | 1 | 0 | 1 | 1 | 1 | 0 | 1 | 0 | 0 | D | D | - |
| $3 \mathrm{~V}_{\text {dc }}$ | 1 | 0 | 0 | 0 | 1 | 1 | 1 | 0 | 0 | 0 | 1 | C | - | D |
| $2 \mathrm{~V}_{\text {dc }}$ | 1 | 0 | 1 | 1 | 1 | 0 | 1 | 1 | 1 | 0 | 1 | D | C | C |
| $\mathrm{V}_{\mathrm{dc}}$ | 1 | 0 | 0 | 0 | 1 | 0 | 0 | 1 | 0 | 0 | 0 | C | - | - |
| 0 | 1 | 1 | 0 | 1 | 0 | 0 | 1 | 0 | 0 | 0 | 0 | - | - | - |
| 0 | 0 | 0 | 0 | 0 | 1 | 0 | 0 | 1 | 0 | 0 | 0 | - | - | - |
| $-\mathrm{V}_{\text {dc }}$ | 0 | 1 | 0 | 1 | 0 | 0 | 1 | 0 | 0 | 0 | 0 | C | - | - |
| $-2 \mathrm{~V}_{\mathrm{dc}}$ | 0 | 1 | 1 | 1 | 1 | 0 | 1 | 1 | 1 | 0 | 1 | D | C | C |
| $-3 \mathrm{~V}_{\mathrm{dc}}$ | 0 | 1 | 0 | 1 | 0 | 1 | 0 | 1 | 0 | 0 | 1 | C | - | D |
| $-4 \mathrm{~V}_{\mathrm{dc}}$ | 0 | 1 | 1 | 1 | 0 | 1 | 0 | 1 | 1 | 0 | 0 | D | D | - |
| $-5 \mathrm{~V}_{\mathrm{dc}}$ | 0 | 1 | 0 | 1 | 0 | 1 | 0 | 1 | 0 | 1 | 0 | C | D | D |
| $-6 \mathrm{~V}_{\mathrm{dc}}$ | 0 | 1 | 1 | 1 | 0 | 1 | 0 | 1 | 0 | 1 | 0 | D | D | D |

(1-ON, 0-OFF, D - Discharge, C - Charge, - - No effect)

### 3.3 Modulation strategy

Several modulation approaches are available to generate a required output waveform in multilevel inverters Kouro et al. (2010). Fundamental frequency switching (nearest level control), selective harmonic elimination pulse width modulation (SHE-PWM),


Figure 3.2: Positive levels of SSHB-MLI: (a) $6 \mathrm{~V}_{\mathrm{dc}}$, (b) $5 \mathrm{~V}_{\mathrm{dc}}$, (c) $4 \mathrm{~V}_{\mathrm{dc}}$, (d) $3 \mathrm{~V}_{\mathrm{dc}}$, (e) $2 \mathrm{~V}_{\mathrm{dc}}$, (f) $1 \mathrm{~V}_{\mathrm{dc}}$, (g) $0 \mathrm{~V}_{\mathrm{dc}}$.


Figure 3.3: Negative levels of SSHB-MLI: (a) $0 \mathrm{~V}_{\mathrm{dc}}$, (b) $-1 \mathrm{~V}_{\mathrm{dc}}$, (c) $-2 \mathrm{~V}_{\mathrm{dc}}$, (d) $-3 \mathrm{~V}_{\mathrm{dc}}$, (e) $-4 \mathrm{~V}_{\mathrm{dc}}$, (f) $-5 \mathrm{~V}_{\mathrm{dc}}$, (g) $-6 \mathrm{~V}_{\mathrm{dc}}$.


Figure 3.4: Key waveform of SSHB MLI with PD-PWM technique


Figure 3.5: Gating pulses of the switches for 13 -levels
sinusoidal PWM, space vector PWM, and other (Venkataramanaiah et al., 2017), (Jammala et al., 2018), (Azeem et al., 2019) switching techniques are applied in multilevel inverters to produce staircase output waveforms. Phase-disposition PWM control strategy is employed to generate the gating signals to the semiconductors. An absolute sinusoidal reference $\left(\mathrm{V}_{\text {ref }}=\left|\mathrm{V}_{\mathrm{m}} \sin (\omega \mathrm{t})\right|\right)$ is compared with level-shifted, in-phase triangular carrier waves $\left(\mathrm{V}_{\text {car1 }}-\mathrm{V}_{\text {car6 }}\right)$ to generate pulses. Besides, carrier signals like absolute-sinusoidal, ramp, trapezoidal are also equally suitable for the proposed inverter. In this technique, $\left(\mathrm{N}_{\mathrm{l}}-1\right) / 2$ carrier waves are needed to create $N_{l}$ levels. Figure 3.4 depicts the key waveforms with the fundamental reference frequency of 50 Hz and the carrier frequency of 2 kHz . Only six carriers $\left(\mathrm{V}_{\text {car1 }}-\mathrm{V}_{\text {car6 }}\right)$ with equal frequency but different off-set voltages are used to produce 13 output voltage levels. Semiconductors' gating pulses are derived according to Table 3.2 and are portrayed in Figure 3.5. Amplitude modulation index, $m_{a}$ in terms of carrier waveforms and reference is represented as

$$
\begin{equation*}
\mathrm{m}_{\mathrm{a}}=\frac{\mathrm{V}_{\mathrm{m}}}{\left(\frac{\mathrm{~N}_{1}-1}{2}\right) \times \widehat{\mathrm{V}}_{\mathrm{Car}}} \tag{3.1}
\end{equation*}
$$

Where $\widehat{\mathrm{V}}_{\mathrm{Car}}, \mathrm{V}_{\mathrm{m}}$ are the peak amplitude of the carrier signal, peak magnitude of the reference wave, respectively. The RMS of the voltage at a-b terminals of the topology can be measured as

$$
\begin{equation*}
\mathrm{V}_{\mathrm{ab}} \simeq \mathrm{~m}_{\mathrm{a}} \frac{6 \mathrm{~V}_{\mathrm{dc}}}{\sqrt{2}} \tag{3.2}
\end{equation*}
$$

### 3.4 Extension methods for higher levels

The SSHB circuit can be extended to produce more voltage levels at output terminals. Two different extension methods are discussed in this section.

### 3.4.1 Structure - 1

To produce more voltage levels at output, capacitors are added in cascade manner, as depicted in Figure 3.6. The voltage levels are dependent on the number of SCs connected. For the effective levels generation, the required voltage to be maintained at the capacitor $\mathrm{C}_{1}$ is $\mathrm{V}_{\mathrm{dc}}$, and remaining capacitors $\mathrm{C}_{2}, \mathrm{C}_{3}, \mathrm{C}_{4}, \ldots \mathrm{C}_{\mathrm{n}}$ is $2 \mathrm{~V}_{\mathrm{dc}}$. Com-


Figure 3.6: Extension structure - 1
ponents required for the generation of $n$-levels $\left(\mathrm{N}_{\mathrm{l}}\right)$ can be given as

- No. of switches, $\mathrm{N}_{\mathrm{Sw}}=\left(\mathrm{N}_{\mathrm{l}}+1\right)$
- No. of diodes, $\mathrm{N}_{\text {diode }}=1$
- No. of capacitors, $\mathrm{N}_{\text {Cap }}=\left(\frac{\mathrm{N}_{\mathrm{l}}-1}{4}\right)$
- Voltage boosting factor, $\mathrm{VBF}=\left(\frac{\mathrm{N}_{\mathrm{l}}-1}{2}\right)$
- Peak Inverse voltage $=4 \mathrm{~V}_{\mathrm{dc}}$


### 3.4.2 Structure - 2

By considering the proposed 13-level topology as a fundamental block/unit, a facility to integrate multiple sources as shown in Figure 3.7 is achieved.

- The voltage across the multiple dc-links is designated as $\mathrm{V}_{\mathrm{dc}_{1}}, \mathrm{~V}_{\mathrm{dc}_{2}}, \ldots, \mathrm{~V}_{\mathrm{dc}_{\mathrm{m}}}$.
- The total output voltage between terminals $a b$ is the sum of individual proposed MLI outputs and expressed as, $\mathrm{V}_{\mathrm{o}}=\mathrm{V}_{1}+\mathrm{V}_{2}+\ldots+\mathrm{V}_{\mathrm{m}}$

Based on the DC-link voltage magnitude ratios of m-module, the SSHB can operate in three modes:

1. Unity: The total dc-link voltage ratio of each cascade unit (m) is equal to one, i.e., $\mathrm{V}_{\mathrm{dc}_{1}}=\mathrm{V}_{\mathrm{dc}_{2}}=\ldots=\mathrm{V}_{\mathrm{dc}_{\mathrm{m}}}=\mathrm{V}_{\mathrm{dc}}$.
$\mathrm{N}_{\mathrm{l}}=12 \mathrm{~m}+1 ; \mathrm{VBF}=6 \mathrm{~m}$.
2. Binary: The total dc-link voltage ratio of each cascaded unit differs in the order

$$
\begin{aligned}
& \text { of two, i.e., } \mathrm{V}_{\mathrm{dc}_{1}}=2^{0} \times \mathrm{V}_{\mathrm{dc}}, \mathrm{~V}_{\mathrm{dc}_{2}}=2^{1} \times \mathrm{V}_{\mathrm{dc}}, \ldots, \mathrm{~V}_{\mathrm{dc}_{\mathrm{q}}}=2^{3} \times \mathrm{V}_{\mathrm{dc}} \text {. } \\
& \mathrm{N}_{\mathrm{l}}=12 \times 2^{m}-11 ; \mathrm{VBF}=6 \times 2^{m}-6
\end{aligned}
$$

3. Ternary: The total dc-link voltage ratio of each cascaded unit differs in the order of three, i.e., $\mathrm{V}_{\mathrm{dc}_{1}}=3^{0} \times \mathrm{V}_{\mathrm{dc}}, \mathrm{V}_{\mathrm{dc}_{2}}=3^{1} \times \mathrm{V}_{\mathrm{dc}}, \ldots \mathrm{V}_{\mathrm{dc}_{\mathrm{m}}}=3^{\mathrm{m}} \times \mathrm{V}_{\mathrm{dc}}$. $\mathrm{N}_{\mathrm{l}}=6 \times 3^{m}-5 ; \mathrm{VBF}=3 \times 3^{m}-3$


Figure 3.7: Extension structure - 2

### 3.5 Experimental results

An experiment is executed for 13 levels to verify the proposed SSHB-MLI with the parameters mentioned in Table 3.3. A setup picture representing the developed inverter circuit is shown in Figure 3.10. The proposed converter is executed using SKM75GB123D IGBT modules, TLP250 gate drives along the dead band circuit. The minimum capacitance value needed with $16 \%$ voltage-ripple for $\mathrm{C}_{1}, \mathrm{C}_{2}, \mathrm{C}_{3}$ is

Table 3.3: Attributes for hardware set-up

| Parameters | Value |
| :--- | :--- |
| DC-link voltage | 50 V |
| Fundamental output frequency | 50 Hz |
| Capacitance of capacitors $\left(\mathrm{C}_{1}, \mathrm{C}_{2} \& \mathrm{C}_{3}\right)$ | 1.2 mF each |
| Switching frequency $\left(f_{s w}\right)$ | 2 kHz |
| Load resistance and inductance | $50 \Omega-20 \mathrm{mH}$ |
|  | $100 \Omega-40 \mathrm{mH} \& 50 \Omega$ |



Figure 3.8: Experimental waveforms: (a) at $50 \Omega-20 \mathrm{mH}$ load, (b) dynamic change in load from $50 \Omega$ to $100 \Omega-40 \mathrm{mH}$, (c) step increase in load from $50 \Omega-20 \mathrm{mH}$ to $100 \Omega$ 40 mH .


Figure 3.9: FFT spectrum of SSHB: (a) harmonic profile of 13 -level load voltage waveform, (b) harmonic profile of load current waveform.


Figure 3.10: Laboratory set-up of SSHB
$1.208 \mathrm{mF}, 1.140 \mathrm{mF}$, and 1.085 mF , respectively. A detailed capacitance calculation is included in Appendix A. The rationale behind selecting a $16 \%$ ripple is to use the 1.2 mF capacitors, which are available readily in the laboratory. The real-time simulator OP4200 is used as a controller to feed the gating pulses to the semiconductors. A complete description of the simulator and laboratory setup is discussed in Appendix D. Output waveforms, capacitor voltages at different loading, modulation conditions are depicted in Figure 3.8. The steady-state waveforms at $m_{a}=1$ is shown in Figure 3.8(a). Voltage of capacitor $\mathrm{C}_{1}$ is balanced at a peak of 50 V and capacitors $\mathrm{C}_{2}, \mathrm{C}_{3}$ at 97.5 V each. The achieved peak output voltage is nearly equal to 300 V (neglecting voltage drop), with 13 different levels between -300 V to +300 V . The fundamental RMS values of load current, voltages are 4.03 A and 203 V , respectively.

Experiments are continued to examine the prototype's dynamic responses for load transients in Figure 3.8(b), (c). Figure 3.8(b) shows the sudden increment in load from $50 \Omega$ to $100 \Omega-40 \mathrm{mH}$. Figure 3.8(c) shows the step increment in load from 50 $\Omega-20 \mathrm{mH}$ to $100 \Omega-40 \mathrm{mH}$. It is perceived from the figures that the output voltages, currents, and capacitors' voltages are at their expected values. Ripple in capacitor voltages has reduced due to the increased time constant of the discharging loop. The same effect is observed on the capacitor voltages due to a step increment in load impedance. The speedy response in load current, capacitor voltages are perceived. Irrespective of the transients in load, it is seen that no deterioration is noticed in the capacitor and output voltages. Meantime, all capacitors continued to maintain their reference values with an agreeable ripple. The fundamental, other components of the output voltage and current from the FFT spectrum for PD-PWM are captured in Figure 3.9(a), (b). The odd harmonics are greatly suppressed, and a THD of 8.71
\% for voltage and $1.96 \%$ for current is recorded. It is observed that the dominant harmonics are slipped to $39^{\text {th }} \& 41^{\text {st }}$ order at 2 kHz switching frequency.

Conduction and switching loss equations are derived from the curve fitting approach for the 13 -level inverter. The curve fitting approach has high accuracy and can be planted directly in any circuit simulator. These loss calculations are based on switch data-sheet values and experimental measurements. The MLI developed in the above section is built with the SKM75GB123D IGBT module. Therefore the SKM75GB123D data-sheet information is considered for further explanation. An actual procedure presented in (Drofenik and Kolar, 2005) is followed, and complete derivation of loss calculation and capacitor ripple losses are described in Appendix C. The derived transistor ( $\mathrm{P}_{\text {igbt }}$ ) and anti-parallel diode $\left(\mathrm{P}_{\mathrm{D}}\right)$ conduction loss equations from the curve-fitting method at temperatures $25^{\circ} \mathrm{C}$, and $125^{\circ} \mathrm{C}$ (minimum and maximum) are

$$
\begin{align*}
\mathrm{P}_{\mathrm{igbt}, 25^{\circ} \mathrm{C}} & =0.02365 \times \mathrm{i}_{\mathrm{c}}^{2}+1.551 \times \mathrm{i}_{\mathrm{c}}-0.8995  \tag{3.3}\\
\mathrm{P}_{\mathrm{D}, 25^{\circ} \mathrm{C}} & =0.0153 \times \mathrm{i}_{\mathrm{f}}^{2}+1.245 \times \mathrm{i}_{\mathrm{f}}-0.2321  \tag{3.4}\\
\mathrm{P}_{\mathrm{igbt}, 125^{\circ} \mathrm{C}} & =0.02876 \times \mathrm{i}_{\mathrm{c}}^{2}+1.914 \times \mathrm{i}_{\mathrm{c}}-2.452  \tag{3.5}\\
\mathrm{P}_{\mathrm{D}, 125^{\circ} \mathrm{C}} & =0.01485 \times \mathrm{i}_{\mathrm{f}}^{2}+1.06 \times \mathrm{i}_{\mathrm{f}}-0.8451 \tag{3.6}
\end{align*}
$$

Here, $\mathrm{i}_{\mathrm{c}}$ is the transistor collector current, $\mathrm{i}_{\mathrm{f}}$ is the diode forward current. As the temperature $(\mathrm{T})$ is one of the influencing factors; the modified conduction loss equations of transistor $\left(\mathrm{P}_{\mathrm{igbt}}\left(\mathrm{i}_{\mathrm{c}}, \mathrm{T}\right)\right)$, diode $\left(\mathrm{P}_{\mathrm{D}}\left(\mathrm{i}_{\mathrm{f}}, \mathrm{T}\right)\right)$ with temperature coefficients based on I-V curves can be expressed as follows

$$
\begin{align*}
\mathrm{P}_{\text {igbt }}\left(\mathrm{i}_{\mathrm{c}}, \mathrm{~T}\right)= & (0.0224+0.000058 \times \mathrm{T}) \mathrm{i}_{\mathrm{c}}^{2}+(1.46025+0.00363 \times \mathrm{T}) \mathrm{i}_{\mathrm{c}}  \tag{3.7}\\
& -(0.511375+0.015525 \times \mathrm{T}) \\
\mathrm{P}_{\mathrm{D}}\left(\mathrm{i}_{\mathrm{f}}, \mathrm{~T}\right)= & (0.0153 \times \mathrm{T}) \mathrm{i}_{\mathrm{f}}^{2}+(1.2913-0.0019 \times \mathrm{T}) \mathrm{i}_{\mathrm{f}}  \tag{3.8}\\
& -(0.0789+0.0061 \times \mathrm{T})
\end{align*}
$$

A pulse train of the device and the current flowing through it are the inputs to calculate the switching loss of the semiconductor. The switching loss factor of the transistor $\left(\mathrm{K}_{\mathrm{IGBT}}\left(\mathrm{i}_{\mathrm{C}}\right)\right)$ or diode $\left(\mathrm{K}_{\mathrm{D}}\left(\mathrm{i}_{\mathrm{f}}\right)\right)$ at a given temperature is related to the total energy loss $\left(\mathrm{E}_{\text {total }}\right)$ and the current flow through it. The expression for $\mathrm{K}_{\mathrm{IGBT}}\left(\mathrm{i}_{\mathrm{C}}\right)$ and
$\mathrm{K}_{\mathrm{D}}\left(\mathrm{i}_{\mathrm{f}}\right)$ can be represented as

$$
\begin{align*}
\mathrm{K}_{\mathrm{IGBT}}\left(\mathrm{i}_{\mathrm{C}}\right) & =0.0001487 \times \mathrm{i}_{\mathrm{c}}^{3}-0.03366 \times \mathrm{i}_{\mathrm{c}}^{2}+3.224 \times \mathrm{i}_{\mathrm{c}}+170.3  \tag{3.9}\\
\mathrm{~K}_{\mathrm{D}}\left(\mathrm{i}_{\mathrm{f}}\right) & =-0.00077266 \times \mathrm{i}_{\mathrm{f}}^{2}-0.0436 \times \mathrm{i}_{\mathrm{f}}+65.53 \tag{3.10}
\end{align*}
$$

From the derived loss equations, achieved efficiency at a load of 888.63 W is $95.20 \%$. While the total calculated loss is 42.71 W (conduction loss $=29.50 \mathrm{~W}$, switching loss $=1.19078 \mathrm{~W}$, and capacitor loss $=11.055 \mathrm{~W})$. Individual conduction, switching losses for each switch is added in Tables 3.4, 3.5.

Table 3.4: Power loss distribution (in Watts) at $25^{\circ} \mathrm{C}$

| Switch | Conduction <br> loss | Switching <br> loss | Switch | Conduction <br> loss | Switching <br> loss |
| :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{S}_{1}$ | 1.0689 | 0.0013404 | $\mathrm{~S}_{5}$ | 1.0746 | 0.001269 |
| $\overline{\mathrm{~S}_{1}}$ | 1.0746 | 0.0001059 | $\mathrm{~S}_{6}$ | 2.4494 | 0.0001059 |
| $\mathrm{~S}_{2}$ | 1.0689 | 0.0098275 | $\mathrm{~S}_{7}$ | 1.0378 | 0.0010097 |
| $\overline{\mathrm{~S}_{2}}$ | 0.9666 | 0.000551 | $\mathrm{~S}_{8}$ | 1.0378 | 0.0010097 |
| $\mathrm{~S}_{3}$ | 1.0666 | 0.05142 | $\mathrm{~S}_{9}$ | 2.8224 | 0.039699 |
| $\overline{\mathrm{~S}_{3}}$ | 3.884 | 0.05145 | $\mathrm{~S}_{10}$ | 1.3583 | 0.009482 |
| $\mathrm{~S}_{4}$ | 1.0666 | 0.000551 | $\mathrm{~S}_{11}$ | 2.8224 | 0.0020199 |

Table 3.5: Power loss distribution (in Watts) at $125^{\circ} \mathrm{C}$

| Switch | Conduction <br> loss | Switching <br> loss | Switch | Conduction <br> loss | Switching <br> loss |
| :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{S}_{1}$ | 2.143 | 0.0013404 | $\mathrm{~S}_{5}$ | 2.1459 | 0.001269 |
| $\overline{\mathrm{~S}_{1}}$ | 2.1459 | 0.0001059 | $\mathrm{~S}_{6}$ | 4.4514 | 0.0001059 |
| $\mathrm{~S}_{2}$ | 2.143 | 0.0013404 | $\mathrm{~S}_{7}$ | 2.073 | 0.0010093 |
| $\overline{\mathrm{~S}_{2}}$ | 2.143 | 0.0013404 | $\mathrm{~S}_{8}$ | 2.073 | 0.0010093 |
| $\mathrm{~S}_{3}$ | 2.1071 | 0.05517 | $\mathrm{~S}_{9}$ | 2.4347 | 0.0039699 |
| $\overline{\mathrm{~S}_{3}}$ | 1.4335 | 0.0598275 | $\mathrm{~S}_{10}$ | 3.0514 | 0.009482 |
| $\mathrm{~S}_{4}$ | 1.4335 | .0098275 | $\mathrm{~S}_{11}$ | 3.1434 | 0.0020199 |

### 3.6 Comparative analysis

A quantitative and cost comparison is conducted among newly recommended single dc-source SC-based inverters. Active and passive part count and their ratings are the foremost challenges for MLIs. A quantitative comparison is carried by considering blocking voltage, required SCs, and semiconductors for SC-MLIs in Table 3.6. As shown in Table 3.6, the proposed SSHB circuit requires the least number of switches. Though the topology in (Ye et al., 2014) needs fewer switches than the proposed topology, the former requires a high number of diodes. At the same time, the proposed topology needs only one diode. Capacitors being the second vulnerable component, it is desirable to restrict their number in the converter. Thus, the number of capacitors qualifies as one of the prominent MLI measures of competency merits. The proposed topology requires only three switched capacitors (least among all the topologies under consideration). Thus the size and therefore cost of the proposed topology is less.

Besides, it is essential to evaluate the blocking voltage and H -bridge stress as it reflects the heat-sink requirement and a converter's cost. The proposed circuit is found to present a low value of PIV in comparison to other topologies except (Liu et al., 2018a), (Sandeep et al., 2018), and (Taghvaie et al., 2018). Topologies (Liu et al., 2018a), (Sandeep et al., 2018), and (Taghvaie et al., 2018) have the lowest blocking voltage among all the circuits under consideration but at the cost of a considerable component count. Moreover, the H-bridge switches in (Hinago and Koizumi, 2012), (Ye et al., 2014), (Barzegarkhoo et al., 2016), and (Babaei and Gowgani, 2013) have to endure a peak of the output voltage, whereas the proposed circuit does not require an H-bridge at the back end to generate polarity. Therefore, less part count, blocking voltage, and high boost gain indicate that the proposed converter is best suited for an expanded area of applications than the SC-MLIs listed in Table 3.6.

Cost analysis is conducted to ratify the economic benefits of the proposed SSHB inverter. A sample case of 900 W , with 300 V voltage, is considered, and the resulted prices of the compared topologies are enlisted in Table 3.7. The generic rating, cost of the components are considered. It is evident from Table 3.7 that the proposed topology costs the least compared to the prior topologies. In brief, the price of the proposed circuit is economical and performing well compared to other converters.
Table 3.6: Quantitative comparison of the proposed configuration with recently developed topologies

| Parameter | Topology |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | 1 | 2 | 3 | 4 | 5 | 6 | 7 | SSHB |
| $\mathrm{N}_{\text {sw }}$ | $\left(\frac{3 \mathrm{~N}_{1}-1}{2}\right)$ | $\left(\frac{\mathrm{N}_{1}+7}{2}\right)$ | $\left(\frac{3 N_{1}-1}{2}\right)$ | $\left(\frac{5 \mathrm{~N}_{1}+1}{4}\right)$ | $\left(\frac{5 \mathrm{~N}_{1}-7}{2}\right)$ | $\left(\frac{5 \mathrm{~N}_{1}-7}{2}\right)$ | $\left(\mathrm{N}_{1}+1\right)$ | $\left(\mathrm{N}_{1}+1\right)$ |
| $\mathrm{N}_{\text {cap }}$ | $\left(\frac{\mathrm{N}_{1}-3}{2}\right)$ | $\left(\frac{N_{1}-3}{2}\right)$ | $\left(\frac{\mathrm{N}_{1}-3}{2}\right)$ | $\left(\frac{N_{1}+5}{4}\right)$ | $\left(\frac{N_{1}-3}{2}\right)$ | $\left(\frac{N_{1}-3}{2}\right)$ | $\left(\frac{N_{1}-3}{2}\right)$ | $\left(\frac{N_{1}-1}{4}\right)$ |
| $\mathrm{N}_{\text {diode }}$ | - | $\left(\mathrm{N}_{1}-3\right)$ | - | $\left(\frac{\mathrm{N}_{1}-3}{2}\right)$ | - | $\left(\frac{\mathrm{N}_{1}-3}{2}\right)$ | $\left(\frac{\mathrm{N}_{1}-3}{2}\right)$ | 1 |
| $\mathrm{PIV} * \mathrm{~V}_{\mathrm{dc}}$ | $\left(\frac{\mathrm{N}_{1}-1}{2}\right)$ | $\left(\frac{\mathrm{N}_{1}-1}{2}\right)$ | $\left(\frac{\mathrm{N}_{1}-1}{2}\right)$ | 2 | 1 | 1 | $\left(\frac{\mathrm{N}_{1}-1}{2}\right)$ | 4 |
| H-Bridge stress ( $\mathrm{V}_{\mathrm{dc}}$ ) | $\left(\frac{\mathrm{N}_{1}-1}{2}\right)$ | $\left(\frac{N_{1}-1}{2}\right)$ | $\left(\frac{N_{1}-1}{2}\right)$ | - | - | - | $\left(\frac{\mathrm{N}_{1}-1}{2}\right)$ | - |
| Voltage gain | $\left(\frac{\mathrm{N}_{1}-1}{2}\right)$ | $\left(\frac{\mathrm{N}_{1}-1}{2}\right)$ | $\left(\frac{\mathrm{N}_{1}-1}{2}\right)$ | $\left(\frac{N_{1}-1}{4}\right)$ | $\left(\frac{\mathrm{N}_{1}-1}{2}\right)$ | $\left(\frac{\mathrm{N}_{1}-1}{2}\right)$ | $\left(\frac{N_{1}-1}{2}\right)$ | $\left(\frac{N_{1}-1}{2}\right)$ |

$\mathrm{N}_{\mathrm{sw}}$ - No. of active switches, $\mathrm{N}_{\text {cap }}$ - No. of capacitors, $\mathrm{N}_{\text {diode }}$ - No. of diodes, PIV - Peak Inverse Voltage 1. Hinago and Koizumi (2012) 4. Liu et al. (2018a)
Table 3.7: Cost comparison of proposed SSHB MLI with other SC based topologies for 13-levels

| Component | Series | Rating | Unit price <br> (\$) | Topology |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  | 1 | 2 | 3 | 4 | 5 | 6 | 7 | SSHB |
| MOSFET | STP45N60DM6 | 600 V | 6.13 | 4 | 4 | 4 | - | - | - | 4 | - |
|  | IRFP350PBF | 400 V | 2.98 | - | - | - | - | - | - | - | 4 |
|  | IRFP240PBF | 200 V | 2.31 | - | - | - | 5 | - | - | - | 8 |
|  | IRFP9140NPBF | 100 V | 1.89 | 15 | 6 | 15 | 28 | 29 | 29 | 10 | 2 |
| Gate driver | IR2110SPBF | - | 1.92 | 19 | 10 | 19 | 33 | 29 | 29 | 14 | 14 |
| Capacitor | B41231A9128M | 1.2 mF | 1.51 | 5 | 5 | 5 | 5 | 5 | 5 | 5 | 3 |
| Diode | SDT10A100P5 | 100 V | 0.61 | - | 10 | - | 5 | - | 5 | 5 | 1 |
| Total price (\$) |  |  |  | 97.02 | 71.27 | 96.9 | 138.3 | 110.5 | 121.1 | 80.9 | 66.2 |

[^0]
## Chapter 4

## HYBRID MULTILEVEL INVERTERS

### 4.1 Introduction

A 13-level SSHB inverter is developed with the use of SCs in the previous chapter. Unlike SSHB-MLI, an attempt is made to hybridize the topology by incorporating FC with SCs in one inverter circuit. The difference between FC and SC is the difference between the time constants of the charging and discharging loops. The time constant of the FC is the same for the charging and discharging loop. In contrast, the time constant of the SC is different for the charging and discharging loop. The time constant of the discharging loop is much higher than the charging loop in SC. Another difference between the FC and SC is charging with different magnitudes of voltages. Depending on the number of levels and capacitors, FC is charged with $1 \mathrm{~V}_{\mathrm{dc}}, 0.5 \mathrm{~V}_{\mathrm{dc}}$, $0.25 \mathrm{~V}_{\mathrm{dc}}, 0.125 \mathrm{~V}_{\mathrm{dc}} \ldots$. However, SC is charged with the fixed voltage magnitude. Herein, FC is used to double the voltage levels, and SCs are utilized to boost the voltage magnitude as well as levels. Two novel hybrid MLI circuits, namely BH-MLI, HNIT are presented in this chapter. The proposed converters constitute the following notable features

1. Requires less number of components
2. Output voltage boosting ability
3. Capacitors with self-voltage balancing capability
4. Capacitors' voltages are independent of modulation index and power factor
5. Produces zero and bipolar levels without an additional H-bridge.

This chapter is composed in the following way: firstly, the proposed BH-MLI circuit's description and operating principle are presented. Secondly, another version of the hybrid topology, HNIT, is discussed. Further, the experimental results of both circuits at different loading conditions are provided, followed by a detailed quantitative and cost evaluation.

### 4.2 BH-MLI structure



Figure 4.1: BH-MLI circuit

The devised BH-MLI structure with a single DC source arrangement is shown in Figure 4.1. It produces nine distinct voltage levels $\left( \pm 2 \mathrm{~V}_{\mathrm{dc}}, \pm 3 \mathrm{~V}_{\mathrm{dc}} / 2, \pm \mathrm{V}_{\mathrm{dc}}, \pm \mathrm{V}_{\mathrm{dc}} / 2\right.$, $0)$ with a voltage gain of two. Structurally, this configuration contains three pair of complementary switches $\left(\mathrm{S}_{1}-\overline{\mathrm{S}_{1}}, \mathrm{~S}_{2}-\overline{\mathrm{S}_{2}}, \mathrm{~S}_{7}-\overline{\mathrm{S}_{7}}\right)$ and five individual switches ( $\mathrm{S}_{3}$ $\mathrm{S}_{6}$ and $\mathrm{S}_{\mathrm{a}}$ ), one $\mathrm{SC}\left(\mathrm{C}_{1}\right)$ and one $\mathrm{FC}\left(\mathrm{C}_{\mathrm{f}}\right)$. The complementary nature of the circuit productively lessens the pulse generating logic gates and driver circuits. Herein, the switches $\mathrm{S}_{1}, \mathrm{~S}_{3}, \mathrm{~S}_{4}, \mathrm{~S}_{5}, \mathrm{~S}_{6}$ and $\mathrm{S}_{\mathrm{a}}$ have to withstand the input supply ( $\mathrm{V}_{\mathrm{dc}}$ ) as a maximum blocking voltage, likewise half of the input supply $\left(0.5 \mathrm{~V}_{\mathrm{dc}}\right)$ is the blocking voltage of the remaining switches $S_{2}$ and $S_{7}$. The capacitors $C_{1}$ and $C_{f}$ are rated at $\mathrm{V}_{\mathrm{dc}}$ and $0.5 \mathrm{~V}_{\mathrm{dc}}$ respectively. The capacitor $\mathrm{C}_{1}$ has inherent self voltage balance ability since it is charged/discharged using a series-parallel approach. Therefore it does not require any voltage balancing algorithm. Unlike $\mathrm{C}_{1}$, capacitor $\mathrm{C}_{\mathrm{f}}$ is charged in a positive half cycle and discharged in a negative half cycle of the output voltage
waveform. Determining the capacitance plays a major role in the overall size of the converter. The procedure to calculate capacitance by considering the maximum discharging period, ripple voltage, and frequency is given in Appendix A. A detailed derivation validating the natural balancing of FC is included in Appendix B. As a result of self-voltage balancing, a sensor-less controlling technique can be employed to generate $\mathrm{N}_{\mathrm{l}}$ levels. Structurally, switching devices have minimum voltage stresses; therefore, the individual rating of the switching component is significantly lesser than the other SC-based configurations. As a result, the efficacy of the proposed inverter is improved.

### 4.2.1 Operating modes of BH-MLI

Table 4.1: Switching and capacitor states of the BH-MLI

| $\mathrm{V}_{\mathrm{o}}=\mathrm{V}_{\mathrm{ab}}$ | Switch |  |  |  |  |  |  |  | Capacitor state |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | $\mathrm{S}_{1}$ | $\mathrm{S}_{2}$ | $\mathrm{S}_{3}$ | S4 | $\mathrm{S}_{5}$ | $\mathrm{S}_{6}$ | $\mathrm{S}_{7}$ | $\mathrm{S}_{\mathrm{a}}$ | $\mathrm{C}_{1}$ | $\mathrm{Cf}_{\mathrm{f}}$ |
| $2 \mathrm{~V}_{\mathrm{dc}}$ | 1 | 0 | 0 | 1 | 1 | 0 | 0 | 1 | D | - |
| $\frac{3 V_{\text {dc }}}{2}$ | 1 | 1 | 0 | 1 | 1 | 0 | 0 | 1 | D | C |
| $\mathrm{V}_{\mathrm{dc}}$ | 1 | 0 | 1 | 1 | 1 | 1 | 0 | 0 | C | - |
| $\frac{\mathrm{V}_{\text {dc }}}{2}$ | 1 | 1 | 1 | 1 | 1 | 1 | 0 | 0 | C | C |
| 0 | 1 | 1 | 1 | 0 | 1 | 0 | 1 | 0 | - | - |
|  | 0 | 0 | 0 | 1 | 0 | 1 | 0 | 0 | - | - |
| $-\frac{\mathrm{V}_{\text {dc }}}{2}$ | 0 | 1 | 0 | 1 | 0 | 1 | 0 | 0 | - | D |
| - $\mathrm{V}_{\mathrm{dc}}$ | 0 | 1 | 1 | 1 | 1 | 1 | 0 | 0 | C | - |
| $-\frac{3 V_{\text {dc }}}{2}$ | 0 | 1 | 1 | 0 | 0 | 1 | 0 | 1 | - | D |
| $-2 \mathrm{~V}_{\mathrm{dc}}$ | 0 | 1 | 1 | 0 | 0 | 1 | 1 | 1 | D | - |

(0-OFF, 1 - ON, D - Discharge, C - Charge, - - No effect)

Output voltage levels of the proposed BH-MLI are generated by adding voltages across capacitors. The switching combinations for the respective voltage levels are listed in Table 4.1. A detailed operating modes are pictorially represented in Figure 4.2 with current paths of each level and active switches. Operating modes for a fundamental cycle are explained as follows:


Figure 4.2: Switching states of BH-MLI structure: (a) $2 \mathrm{~V}_{\mathrm{dc}}$, (b) $3 \mathrm{~V}_{\mathrm{dc}} / 2$, (c) $\mathrm{V}_{\mathrm{dc}}$, (d) $\mathrm{V}_{\mathrm{dc}} / 2$, (e) 0 , (f) 0 , (g) $-\mathrm{V}_{\mathrm{dc}} / 2$, (h) $-\mathrm{V}_{\mathrm{dc}}$, (i) $-3 \mathrm{~V}_{\mathrm{dc}} / 2$, (j) $-2 \mathrm{~V}_{\mathrm{dc}}$.

- $\pm 2 \mathrm{~V}_{\mathrm{dc}}$ - Mode: Switches $\mathrm{S}_{1}, \overline{\mathrm{~S}_{2}}, \mathrm{~S}_{4}, \mathrm{~S}_{5}, \overline{\mathrm{~S}_{7}}$ and $\mathrm{S}_{\mathrm{a}}$ are ON, resulting in the voltage across the output is $\mathrm{V}_{\mathrm{ab}}=2 \mathrm{~V}_{\mathrm{dc}}$ as shown in 4.2(a). At the same time, for the $-2 \mathrm{~V}_{\mathrm{dc}}$ state as portrayed in $4.2(\mathrm{j})$, switches $\overline{\mathrm{S}_{1}}, \mathrm{~S}_{2}, \mathrm{~S}_{3}, \mathrm{~S}_{6}, \mathrm{~S}_{7}$ and $\mathrm{S}_{\mathrm{a}}$ are turned ON. In both cases, capacitor $\mathrm{C}_{1}$ get discharged and $\mathrm{C}_{\mathrm{f}}$ remains unaffected.
- $\pm 3 \mathrm{~V}_{\mathrm{dc}} / 2$ - Mode: Switches $\mathrm{S}_{1}, \mathrm{~S}_{2}, \mathrm{~S}_{4}, \mathrm{~S}_{5}, \overline{\mathrm{~S}}_{7}$ and $\mathrm{S}_{\mathrm{a}}$ are ON, resulting in a voltage of $3 \mathrm{~V}_{\mathrm{dc}} / 2$ across the output terminal as shown in $4.2(\mathrm{~b})$. Thereby, capacitor $\mathrm{C}_{1}$ starts to discharge whereas $\mathrm{C}_{\mathrm{f}}$ get charged. For the $-3 \mathrm{~V}_{\mathrm{dc}} / 2$ state as shown in 4.2(i), switches $\bar{S}_{1}, \mathrm{~S}_{2}, \mathrm{~S}_{3}, \mathrm{~S}_{6}, \overline{\mathrm{~S}}_{7}$ and $\mathrm{S}_{\mathrm{a}}$ are turned ON. Thereby, capacitor $\mathrm{C}_{1}$ remains unaffected and $\mathrm{C}_{\mathrm{f}}$ get discharged.
- $\pm V_{\mathrm{dc}}$ - Mode: Switches $S_{1}, \bar{S}_{2}, S_{3}, S_{4}, S_{5}, S_{6}$ and $\bar{S}_{7}$ are ON, resulting in a voltage of $\mathrm{V}_{\mathrm{dc}}$ across the output terminal and it is portrayed in $4.2(\mathrm{c})$. For the $-V_{d c}$ state, switches $S_{1}, \overline{S_{2}}$ and $\bar{S}_{7}$ are OFF as shown in 4.2(h). In both cases, capacitor $\mathrm{C}_{1}$ get charged and $\mathrm{C}_{\mathrm{f}}$ is unaffected.
- $\pm \mathrm{V}_{\mathrm{dc}} / 2$ - Mode: Switches $S_{1}, S_{2}, S_{3}, S_{4}, S_{5}, S_{6}$, and $\overline{S_{7}}$ are ON, resulting in a voltage of $\mathrm{V}_{\mathrm{dc}} / 2$ across the output terminal in which both capacitors get charged as shown in $4.2(\mathrm{~d})$. At the same time, for the $-\mathrm{V}_{\mathrm{dc}} / 2$ state, switches $\mathrm{S}_{1}, \mathrm{~S}_{3}$ and $\mathrm{S}_{5}$ are OFF in which $\mathrm{C}_{\mathrm{f}}$ get discharged as shown in $4.2(\mathrm{~g})$.
- Zero - Mode: Two possible switching modes are exist as portrayed in 4.2(e), (f). $\mathrm{S}_{1}, \mathrm{~S}_{2}, \mathrm{~S}_{3}, \mathrm{~S}_{5}$, and $\mathrm{S}_{7}$ or $\overline{\mathrm{S}_{1}}, \overline{\mathrm{~S}_{2}}, \mathrm{~S}_{4}, \mathrm{~S}_{6}$, and $\overline{\mathrm{S}_{7}}$ are ON. In both combinations terminals $a$ and $b$ are short circuited, resulting in the voltage across the output in both cases is $\mathrm{V}_{\mathrm{ab}}=0$. In both cases, capacitors are unaffected.


### 4.3 Modulation technique

The proposed topology is evaluated with the well-known controlling approach, phase disposition-pulse width modulation (PD-PWM), to generate the gating pulses. For PD-PWM switching technique, peak-to-peak voltage magnitude of the carrier is calculated as follows

$$
\begin{equation*}
\alpha_{\mathrm{n}}=\left(\mathrm{V}_{\mathrm{Car}}+\mathrm{U}(\mathrm{n}-1)\right) \times \mathrm{V}_{\mathrm{m}} ; \mathrm{n}=1,2,3 \ldots, \frac{\mathrm{~N}_{\mathrm{l}}-1}{2} \tag{4.1}
\end{equation*}
$$



Figure 4.3: PWM signal generation scheme: (a) Switching scheme for nine-level generation, (b) LGB switching pulse decoder.

Where $\mathrm{V}_{\mathrm{Car}}$ is the triangular carrier waveform with a peak-peak magnitude of $\mathrm{U} . \mathrm{N}_{\mathrm{l}}$, $\mathrm{V}_{\mathrm{m}}$ are the number of output voltage levels and peak magnitude of reference wave respectively. Amplitude modulation index, $m_{a}$, is given by

$$
\begin{equation*}
\mathrm{m}_{\mathrm{a}}=\frac{\mathrm{V}_{\mathrm{m}}}{\left(\frac{\mathrm{~N}_{1}-1}{2}\right) \times \widehat{\mathrm{V}}_{\mathrm{Car}}} \tag{4.2}
\end{equation*}
$$

here $\widehat{\mathrm{V}}_{\text {Car }}$ is peak amplitude of the carrier signal. Further, other carrier signals (ramp, trapezoidal, absolute-sinusoidal, etc) are also equally applicable.

The rectified sinusoid voltage $\left(\mathrm{V}_{\text {ref }}=\left|\mathrm{V}_{\mathrm{m}} \sin (\omega \mathrm{t})\right|\right)$ is used as a reference in the switching technique. This reference wave is compared with each of the carrier waveforms, and the information regarding the voltage levels is constructed from these comparator outputs by applying suitable logic operation as portrayed in Figure 4.3(a). Wherein $\mathrm{A}_{1}, \mathrm{~A}_{2}, \mathrm{~A}_{3}$, and $\mathrm{A}_{4}$ are the binary interpretation corresponding to the voltage step to be generated. These comparator outputs are fed to the LGB switching decoder, which is shown in Figure 4.3(b). At a given instance, either of the four variables is ' 1 '. Owing to the rectified nature of the reference sinusoidal waveforms, one needs to know the half-cycle change. Therefore, a cycle separation/identification unit is incorporated, which is designated as $\mathrm{A}_{5}$. The output voltage levels correspond to positive values and negative values if $\mathrm{A}_{5}=1$ and $\mathrm{A}_{5}=0$, respectively. The gating pulses of each switch are derived using the switching combination depending on the capacitor state, and the corresponding combination is applied. Thus, instantaneous voltage control of FC is possible within the fundamental cycle. By using boolean
functions, each switching equation is formulated as follows

$$
\begin{align*}
& \mathrm{S}_{1}=\overline{\mathrm{A}_{5}}  \tag{4.3}\\
& \mathrm{~S}_{2}=\left[\left(\mathrm{A}_{2} \cdot \overline{\mathrm{~A}_{3}}\right)+\mathrm{A}_{4}\right] \cdot \mathrm{A}_{5}+\overline{\mathrm{A}_{1}} \cdot \overline{\mathrm{~A}_{5}}  \tag{4.4}\\
& \mathrm{~S}_{3}=\mathrm{A}_{1} \cdot \mathrm{~A}_{5}+\overline{\mathrm{A}_{3}} \cdot \overline{\mathrm{~A}_{5}}  \tag{4.5}\\
& \mathrm{~S}_{4}=\overline{\mathrm{A}_{3}} \cdot \mathrm{~A}_{5}+\mathrm{A}_{2} \cdot \overline{\mathrm{~A}_{5}}  \tag{4.6}\\
& \mathrm{~S}_{5}=\left(\mathrm{A}_{1} \cdot \overline{\mathrm{~A}_{3}}\right)+\overline{\mathrm{A}_{5}}  \tag{4.7}\\
& S_{6}=\mathrm{A}_{5}+\left(\mathrm{A}_{2} \cdot \overline{\mathrm{~A}_{3}}\right)  \tag{4.8}\\
& S_{7}=\mathrm{A}_{1} \cdot \mathrm{~A}_{5}+\left[\overline{\mathrm{A}_{2}}+\left(\mathrm{A}_{3} \cdot \overline{\mathrm{~A}_{4}}\right)\right] \cdot \overline{\mathrm{A}_{5}}  \tag{4.9}\\
& \mathrm{~S}_{\mathrm{a}}=\mathrm{A}_{3} \tag{4.10}
\end{align*}
$$

It is worth mentioning that the developed procedure is independent of the modulation technique. Thus, it can be used for either carrier-based or non-carrier ones.

### 4.4 Recommended extensions of BH-MLI

The proposed topology can be extended to higher levels ( $>9$ ) with a minimum device count. The recommended extension circuits are presented as follows

### 4.4.1 Structure - 1

In this method, SCCs are added in a cascade manner, as depicted in Figure 4.4. The voltage levels are dependent on the number of SCCs connected. The proposed extension for higher levels resembles the extension of (Sandeep et al., 2018), but the contrary is requirement of active and passive components. The topology in (Sandeep et al., 2018) requires $\left(\frac{5 \mathrm{~N}_{1}-7}{2}\right)$ switches, $\left(\frac{\mathrm{N}_{\mathrm{l}}-3}{2}\right)$ capacitors to generate $\mathrm{N}_{\mathrm{l}}$ level output voltage. Herein, proposed topology requires $\left(\frac{5 \mathrm{~N}_{\mathrm{l}}-1}{4}\right)$ switches, $\left(\frac{\mathrm{N}_{1}-1}{4}\right)$ switched capacitors, which are less compared to the extension (Sandeep et al., 2018). A boost gain of $\left(\frac{\mathrm{N}_{\mathrm{l}}-1}{4}\right) \mathrm{V}_{\mathrm{dc}}$ is achieved with proposed extension. The peak magnitude of the output voltage is related to the number of capacitors, $\mathrm{N}_{\text {cap }}$ as

$$
\mathrm{V}_{\mathrm{o}, \text { peak }}=\mathrm{N}_{\mathrm{cap}} \times \mathrm{V}_{\mathrm{dc}}
$$



Figure 4.4: Extension structure - 1

### 4.4.2 Structure - 2



Figure 4.5: Extension structure - 2

This structure facilitates to integrate multiple sources by considering the proposed BH-MLI topology as a fundamental block, and these units are cascaded as portrayed in Figure 4.5. The voltages across the multiple dc-links are designated as $\mathrm{V}_{\mathrm{dc}_{1}}, \mathrm{~V}_{\mathrm{dc}_{2}}, \ldots$, $\mathrm{V}_{\mathrm{dc}_{\mathrm{n}}}$. The total output voltage between terminals $a-b$ is the sum of individual proposed MLI outputs and expressed as,

$$
\begin{equation*}
\mathrm{V}_{\mathrm{ab}}=\mathrm{V}_{1}+\mathrm{V}_{2}+\ldots+\mathrm{V}_{\mathrm{n}} \tag{4.11}
\end{equation*}
$$

Based on the dc-link voltage magnitude ratio of each cascaded subsystem, the BHMLI can operate in three modes:

- The total dc-link voltage ratio of each cascaded unit is equal (symmetry) to one in this mode. In other words $\mathrm{V}_{\mathrm{dc}_{1}}=\mathrm{V}_{\mathrm{dc}_{2}} \ldots=\mathrm{V}_{\mathrm{dc}_{\mathrm{n}}}=\mathrm{V}_{\mathrm{dc}}$. To produce $\mathrm{N}_{\mathrm{l}}$ levels at output, $11\left(\frac{N_{1}-1}{8}\right)$ switches, $\left(\frac{N_{1}-1}{4}\right)$ capacitors, and $\left(\frac{N_{1}-1}{8}\right)$ sources are required. The peak magnitude of output voltage is related to the fundamental blocks, $n$ as

$$
\mathrm{V}_{\mathrm{o}, \text { peak }}=2 \mathrm{n} \times \mathrm{V}_{\mathrm{dc}} ; \quad \mathrm{n}=1,2,3 \ldots
$$

- In this mode, total dc-link voltage ratio of each cascaded unit differs in the order of binary. In other words, $\mathrm{V}_{\mathrm{dc}_{1}}=2^{0} \times \mathrm{V}_{\mathrm{dc}}, \mathrm{V}_{\mathrm{dc}_{2}}=2^{1} \times \mathrm{V}_{\mathrm{dc}}, \ldots, \mathrm{V}_{\mathrm{dc}_{\mathrm{n}}}=$ $2^{\mathrm{n}-1} \times \mathrm{V}_{\mathrm{dc}}$. To produce $\mathrm{N}_{\mathrm{l}}$ levels at output, $11 \log _{2}\left(\frac{\mathrm{~N}_{1}+7}{8}\right)$ switches, $2 \log _{2}\left(\frac{\mathrm{~N}_{1}+7}{8}\right)$ capacitors, and $\log _{2}\left(\frac{N_{1}+7}{8}\right)$ sources are required. The peak magnitude of output voltage is related to the fundamental blocks, $n$ as

$$
\mathrm{V}_{\mathrm{o}, \text { peak }}=\left(2^{\mathrm{n}+1}-2\right) \times \mathrm{V}_{\mathrm{dc}}
$$

- The total dc-link voltage ratio of each cascaded unit differs in the order of ternary. In other words, $\mathrm{V}_{\mathrm{dc}_{1}}=3^{0} \times \mathrm{V}_{\mathrm{dc}}, \mathrm{V}_{\mathrm{dc}_{2}}=3^{1} \times \mathrm{V}_{\mathrm{dc}}, \ldots, \mathrm{V}_{\mathrm{dc}_{\mathrm{n}}}=3^{\mathrm{n}-1} \times \mathrm{V}_{\mathrm{dc}}$. To produce $\mathrm{N}_{\mathrm{l}}$ levels at the output, $11 \log _{3}\left(\frac{\mathrm{~N}_{\mathrm{l}}+3}{4}\right)$ switches, and $2 \log _{3}\left(\frac{\mathrm{~N}_{\mathrm{l}}+3}{4}\right)$ capacitors, and $\log _{3}\left(\frac{\mathrm{~N}_{1}+3}{4}\right)$ sources are required. The peak magnitude of output voltage can be related to the fundamental blocks, $n$ as

$$
\mathrm{V}_{\mathrm{o}, \text { peak }}=\left(3^{\mathrm{n}}-1\right) \times \mathrm{V}_{\mathrm{dc}}
$$

### 4.5 Experimental results

A prototype is built and tested in the laboratory at different load conditions to investigate the performance of the proposed BH-MLI. The attributes required for the setup are tabulated in Table 4.2. The capacitance of $\mathrm{C}_{1}, \mathrm{C}_{\mathrm{f}}$ are considered as 1.2 mF and a passive load of $30 \Omega-20 \mathrm{mH}$ are chosen. Output voltages at different modulation indices are depicted in Figure 4.6(a)-(d). When the modulation index, $m_{a}$ is tuned between $0<m_{a} \leq 0.25$, the generated output voltage levels are three with the voltage amplitude of 25 V . During $0.25<m_{a} \leq 0.5$, the output levels are
changed from three to five. The magnitude of the output voltage is 50 V at $m_{a}=$ 0.5 . During $0.5<m_{a} \leq 0.75$, the output levels are changed from five to seven. The magnitude of the output voltage is 75 V at $m_{a}=0.75$. Similarly, when $m_{a}>0.75$, the generated output voltage levels are nine with a magnitude of 100 V . The proposed circuit, therefore, can produce a different number of output levels stably under the different modulation indices.

The steady-state capacitor voltages, load voltage and currents at $30 \Omega-20 \mathrm{mH}$ load are represented in Figure 4.7(a). To demonstrate the self-voltage balancing of involved capacitors $\mathrm{C}_{1}$ and $\mathrm{C}_{\mathrm{f}}$, the experimental voltage waveforms are shown in Figure 4.7(a). The capacitor $\mathrm{C}_{1}$ is balanced to the magnitude of source voltage $\left(\mathrm{V}_{\mathrm{dc}}\right)$ and $\mathrm{C}_{\mathrm{f}}$ is settled at half of the source voltage magnitude. Load current waveform is sinusoidal with 2.28 A (RMS) and lagging behind the output voltage with an angle of $11.82^{\circ}$ since the load is $(30+j 6.28) \Omega$. It is obvious that the output voltage waveforms are comprised of nine levels with a magnitude of 100 volts, proving the boost gain and inductive load ability.

Table 4.2: Attributes for hardware set-up

| Parameters | Value |
| :--- | :--- |
| dc-link voltage | 50 V |
| Fundamental output frequency | 50 Hz |
| Capacitance of capacitors $\left(\mathrm{C}_{1}, \mathrm{C}_{\mathrm{f}}\right)$ | $1.2 \mathrm{mF}, 1.2 \mathrm{mF}$ |
| Switching frequency $\left(f_{s w}\right)$ | 2 kHz |
| Load resistance and inductance | $30 \Omega-20 \mathrm{mH} ; 60 \Omega-40 \mathrm{mH} \& 30 \Omega$ |

Further, a step-change in load from $30 \Omega-20 \mathrm{mH}$ to $60 \Omega-40 \mathrm{mH}$ and dynamic change in power factor from $30 \Omega$ to $30 \Omega-40 \mathrm{mH}$ are applied to study the performance, smooth level generation of the inverter. Capacitor, load voltages and currents at these load conditions represented in Figure 4.7(b), (c). The transient response of the load from no-load to full-load is shown in Figure 4.7(d). When the load is connected, the current reaches its reference immediately without affecting the capacitors' and output voltages. Also, a step-change in the dc-link is applied to confirm the capacitors' voltage balancing capability of the BH-MLI circuit. This experiment is executed by using a two-channel DC power supply (TD3202M). Figure 4.7(e) shows


Figure 4.6: Output voltage at (a) $m_{a}=0.25$, (b) $m_{a}=0.50$, (c) $m_{a}=0.75$, (d) $m_{a}=$ 1.0.
the test results of the circuit topology to a step-change in the source voltage from 30 V to 50 V . Output voltage is reached to its reference peak in 0.02 sec , keeping the symmetry of the ac output waveforms. Figure $4.7(f)$ shows the capacitors $C_{1}, C_{f}$ currents $\left(\mathrm{i}_{\mathrm{C}_{1}}, \mathrm{i}_{\mathrm{C}_{\mathrm{f}}}\right)$ at step-change in the source voltage from 30 V to 50 V . Output voltage is reached to its reference peak in 0.02 sec , keeping the symmetry of the ac output waveforms. The stable generation of the output voltage levels under all loading conditions has been observed. It can be seen that during all the operating conditions, the proposed BH-MLI has maintained the capacitors' voltages at their reference value. The laboratory tests, therefore, have a good agreement and confirming the viability of the proposed topology.

The harmonic profile of the load voltage waveform always depends on the $m_{a}$, since when $m_{a}$ falls from high to low, the output levels of the inverter drops, which degrades the quality of the stepped waveform. Voltage THD of the nine-level BHMLI is recorded as $13.51 \%$ with the PD-PWM technique at unity modulation index. Harmonic profile of the load voltage, current waveforms at $m_{a}=1$ are portrayed in Figure 4.8(a), (b). All lower order harmonics are diminished, and the predominant harmonics are moved to $39^{\text {th }}$ and $41^{\text {st }}$ order with PD-PWM technique since the carrier

(a)

(c)

(e)

(b)

(d)

(f)

Figure 4.7: Experimental results of BH-MLI: (a) $30 \Omega-20 \mathrm{mH}$ load, (b) a step change in load from $30 \Omega-20 \mathrm{mH}$ to $60 \Omega-40 \mathrm{mH}$, (c) a dynamic change in power factor from $30 \Omega$ to $60 \Omega-40 \mathrm{mH}$, (d) a dynamic change in load from no-load to full-load, (e) a step increment in source voltage from 30 V to 50 V , (f) capacitor currents at a step increment in source voltage from 30 V to 50 V .


Figure 4.8: Harmonic profile with PD-PWM technique: (a) load voltage, (b) load current at $(30+j 6.28) \Omega$.
frequency is considered as 2 kHz .

### 4.6 HNIT structure



Figure 4.9: Circuit arrangement of the proposed HNIT module for (a) resistive load, (b) inductive load.

Figure 4.9 shows the proposed HNIT arrangements with a single DC source. Here, capacitor $C_{B}$ is employed to boost the output voltage, and $C_{L D}$ is utilized to double the output levels. Lack of return path for reverse current flow, topology in Figure 4.9(a) operates only for the power factors above 0.938 . Because of this limitation, the circuit in Figure 4.9(a) is restricted to resistive load applications. A modified topology with a full range of pf is portrayed in Figure 4.9(b). This modification needs only two extra semiconductor switches than the prior. The circuit in Figure 4.9(b) is chosen to explain the operating principle of the HNIT. The proposed HNIT offers nine discrete voltage levels $\left( \pm 2 \mathrm{~V}_{\mathrm{dc}}, \pm 1.5 \mathrm{~V}_{\mathrm{dc}}, \pm 1 \mathrm{~V}_{\mathrm{dc}}, \pm 0.5 \mathrm{~V}_{\mathrm{dc}}\right.$, and 0$)$ and only two switches have to withstand a maximum voltage of $2 \mathrm{~V}_{\mathrm{dc}}$. The capacitors $\mathrm{C}_{\mathrm{B}}, \mathrm{C}_{\mathrm{LD}}$ are
charged to $V_{d c}, 0.5 \mathrm{~V}_{\mathrm{dc}}$ respectively. Since $\mathrm{C}_{\mathrm{B}}$ is charged and discharged applying a series-parallel method, it does not need a supplementary voltage balance technique. Unlike $C_{B}$, capacitor $C_{L D}$ is discharged in a positive half-cycle and charged in a negative half-cycle of the output voltage waveform. Therefore, a sensor-less control technique is employed to produce output voltage levels.

### 4.7 Generation of output voltage levels

Table 4.3: Switching table for the HNIT

| $\mathrm{V}_{\mathrm{o}}=\mathrm{V}_{\mathrm{ab}}$ | Switch |  |  |  |  |  | Capacitor state |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | $\mathrm{S}_{1}$ | $\mathrm{S}_{2}$ | $\mathrm{S}_{3}$ | S4 | $\mathrm{S}_{5}$ | $\mathrm{S}_{6}$ | $\mathrm{C}_{\mathrm{B}}$ | $\mathrm{C}_{\text {LD }}$ |
| $2 \mathrm{~V}_{\mathrm{dc}}$ | 1 | 0 | 0 | 0 | 1 | 1 | D | - |
| $1.5 \mathrm{~V}_{\mathrm{dc}}$ | 1 | 0 | 0 | 1 | 1 | 0 | - | D |
| $1 \mathrm{~V}_{\mathrm{dc}}$ | 1 | 0 | 0 | 0 | 0 | 1 | - | - |
| $0.5 \mathrm{~V}_{\mathrm{dc}}$ | 1 | 0 | 1 | 1 | 0 | 0 | C | D |
| 0 | 1 | 1 | 1 | 0 | 0 | 0 | - | - |
| 0 | 0 | 0 | 0 | 0 | 0 | 1 | - | - |
| $-0.5 \mathrm{~V}_{\mathrm{dc}}$ | 0 | 0 | 1 | 1 | 0 | 0 | C | C |
| $-1 \mathrm{~V}_{\mathrm{dc}}$ | 0 | 1 | 1 | 1 | 0 | 0 | C | - |
| $-1.5 \mathrm{~V}_{\mathrm{dc}}$ | 0 | 0 | 1 | 0 | 1 | 0 | D | C |
| $-2 \mathrm{~V}_{\mathrm{dc}}$ | 0 | 1 | 1 | 0 | 1 | 0 | D | - |

(1-ON, 0 - OFF, D - Discharge - - No effect, C - Charge)

Complete Switching modes associated capacitor charge and discharge states of the proposed HNIT converter are enlisted in Table 4.3. Here, the entries " 1 " and " 0 " indicates ON and OFF state of respective switch. "D", "C", and "-" indicate discharging, charging, and no-effect states of a capacitor, respectively. Detailed operating modes with current paths are portrayed in Figure 4.10(a)-(j). Generation of positive output voltage levels as follows:

- $2 \mathrm{~V}_{\mathrm{dc}}$ mode: The required voltage to the load terminal is provided through input source of $1 \mathrm{~V}_{\mathrm{dc}}$ magnitude and voltage in $\mathrm{C}_{\mathrm{B}}$ by turning $\mathrm{S}_{1}, \overline{\mathrm{~S}_{2}}, \mathrm{~S}_{5}$, and $\overline{\mathrm{S}_{6}}$ ON.


Figure 4.10: Switching states of HNIT structure: (a) $2 \mathrm{~V}_{\mathrm{dc}}$, (b) $1.5 \mathrm{~V}_{\mathrm{dc}}$, (c) $1 \mathrm{~V}_{\mathrm{dc}}$, (d) $0.5 \mathrm{~V}_{\mathrm{dc}}$, (e) $0 \mathrm{~V}_{\mathrm{dc}}$, (f) $0 \mathrm{~V}_{\mathrm{dc}}$, (g) $-0.5 \mathrm{~V}_{\mathrm{dc}}$, (h) $-1 \mathrm{~V}_{\mathrm{dc}}$, (i) $-1.5 \mathrm{~V}_{\mathrm{dc}}$, (j) $-2 \mathrm{~V}_{\mathrm{dc}}$.

- $1.5 \mathrm{~V}_{\mathrm{dc}}$ mode: The required voltage to the load terminal is supplied by input supply of $1 \mathrm{~V}_{\mathrm{dc}}$ and voltage in $\mathrm{C}_{\mathrm{LD}}$ by turning $\mathrm{S}_{1}, \overline{\mathrm{~S}_{2}}, \mathrm{~S}_{4}, \mathrm{~S}_{5}$, and $\mathrm{S}_{6}$ ON. The voltage employed to the load terminal is $1 \mathrm{~V}_{\mathrm{dc}}+0.5 \mathrm{~V}_{\mathrm{dc}}$.
- $1 \mathrm{~V}_{\mathrm{dc}}$ mode: The required voltage to the load terminal is supplied by input dc supply magnitude of $1 \mathrm{~V}_{\mathrm{dc}}$ by turning $\mathrm{S}_{1}, \overline{\mathrm{~S}_{2}}, \overline{\mathrm{~S}_{5}}$, and $\overline{\mathrm{S}_{6}} \mathrm{ON}$. At the same time, switch $\mathrm{S}_{4}$ is turned ON to charge $\mathrm{C}_{\mathrm{B}}$.
- $0.5 \mathrm{~V}_{\mathrm{dc}}$ mode: For this voltage level generation, switches $\mathrm{S}_{1}, \overline{\mathrm{~S}_{2}}, \mathrm{~S}_{3}$, and $\mathrm{S}_{6}$ are ON, resulting in a voltage of $0.5 \mathrm{~V}_{\mathrm{dc}}$ across the load terminals.
- $0 \mathrm{~V}_{\mathrm{dc}}$ mode: This voltage level is generated by turning $\mathrm{S}_{1}, \mathrm{~S}_{2}, \mathrm{~S}_{3}$, and $\mathrm{S}_{6} \mathrm{ON}$, the voltage employed to the load terminal is 0 . Both the capacitors are unaffected in this mode.


### 4.8 Modulation technique

The fundamental frequency PWM approach is utilized to produce gating signals. The rationale behind the selection of the fundamental switching frequency PWM method is to formulate the energy balance expressions straightforwardly. Besides that, switching losses decrease significantly, therefore, improving the quality of the output waveforms. In this regard, the obtained transition angles $\left(\alpha_{n}\right)$ in terms of the sinusoidal reference $\left(\mathrm{V}_{\mathrm{m}}\right)$, number of voltage levels $\left(\mathrm{N}_{\mathrm{l}}\right)$ are,

$$
\begin{equation*}
\alpha_{\mathrm{n}}=\left(\frac{2 \mathrm{n}-1}{\mathrm{~N}_{\mathrm{l}}}\right) \times \mathrm{V}_{\mathrm{m}} ; \quad \mathrm{n}=1,2,3 \ldots, \frac{\mathrm{~N}_{\mathrm{l}}-1}{2} \tag{4.12}
\end{equation*}
$$

Nonetheless, other PWM techniques like round-control method, selective harmonic minimization methods are also equally applicable. For the proposed nine-level inverter, four dc signals $\left(\alpha_{1}-\alpha_{4}\right)$ which corresponds to the switching angles obtained using (4.12) are compared with a rectified sine wave $\left(\mathrm{V}_{\text {ref }}=\left|\mathrm{V}_{\mathrm{m}} \sin (\omega \mathrm{t})\right|\right)$ to generate firing pulses of the semiconductor switches. The output of comparators are designated as $\mathrm{A}_{1}-\mathrm{A}_{4}$ and a cycle selector as P . Further, the gating signals as shown in Figure 4.11 for each of the switches are derived using the switching combination listed in


Figure 4.11: PWM switching scheme: (a) Comparator outputs, (b) Gating signals

Table 4.3. Thus, the overall switching function is given as,

$$
\begin{align*}
& \mathrm{S}_{1}=\mathrm{P}  \tag{4.13}\\
& \mathrm{~S}_{2}=\overline{\mathrm{A}_{4}} \cdot \mathrm{P}+\left(\mathrm{A}_{1}+\overline{\mathrm{A}_{2}} \cdot \mathrm{~A}_{3}\right) \cdot \overline{\mathrm{P}}  \tag{4.14}\\
& \mathrm{~S}_{3}=\overline{\mathrm{A}_{2}} \cdot \mathrm{P}+\mathrm{A}_{1} \cdot \overline{\mathrm{P}}  \tag{4.15}\\
& \mathrm{~S}_{4}=\left(\overline{\mathrm{A}_{3}} \cdot \mathrm{~A}_{4}+\overline{\mathrm{A}_{1}} \cdot \mathrm{~A}_{2}\right) \cdot \mathrm{P}+\overline{\mathrm{A}_{2}} \cdot \mathrm{~A}_{4} \cdot \overline{\mathrm{P}}  \tag{4.16}\\
& \mathrm{~S}_{5}=\mathrm{A}_{2}  \tag{4.17}\\
& \mathrm{~S}_{6}=\left(\overline{\mathrm{A}_{2}}+\mathrm{A}_{3} \cdot \mathrm{~A}_{4}\right) \cdot \mathrm{P}+\mathrm{A}_{1} \cdot \overline{\mathrm{P}} \tag{4.18}
\end{align*}
$$

### 4.9 Simulation and experimental results

Stand-alone system with an input DC voltage of 50 V with different variations of the passive load is considered. The fundamental switching PWM approach is utilised to produce gating signals. The calculated capacitance with $5 \%$ voltage-ripple for $\mathrm{C}_{\mathrm{B}}, \mathrm{C}_{\mathrm{LD}}$, is $6352 \mu \mathrm{~F}, 3866 \mu \mathrm{~F}$, respectively. Simulated results at different loading conditions are shown in Figure 4.12(a)-(d).


Figure 4.12: Simulation waveforms: (a) $30 \Omega-20 \mathrm{mH}$ load, (b) step increment in load at $\mathrm{t}_{\mathrm{tr}}$ sec from $30 \Omega-20 \mathrm{mH}$ to $60 \Omega-40 \mathrm{mH}$, (c) dynamic change in load at $\mathrm{t}_{\mathrm{tr}}$ sec from $30 \Omega$ to $60 \Omega-20 \mathrm{mH}$, (d) step decrement in load at $\mathrm{t}_{\mathrm{tr}}$ sec from $60 \Omega-20 \mathrm{mH}$ to $30 \Omega$.

The steady-state waveforms at $m_{a}=1$ is shown in Figure 4.12(a). It is known that the ripples across the capacitors are unavoidable. Voltage of capacitor, $\mathrm{C}_{\mathrm{LD}}$, is fluctuating between 25.2 V to 23.8 V and $\mathrm{C}_{\mathrm{B}}$ between 50 V to 47.3 V . The achieved peak output voltage is nearly equal to 100 V , with nine different levels between +100 V to -100 V . The transient response of the proposed topology is tested with different loading conditions. Capacitor voltages, load voltage, and currents at different dynamic changes in load are portrayed in Figure 4.12(b)-(d). The dynamic change is applied to the load at $\mathrm{t}_{\text {tr }} \mathrm{sec}$. In first scenario, the inverter load is changed from $30 \Omega-20 \mathrm{mH}$ to $60 \Omega-40 \mathrm{mH}$ and $30 \Omega$ to $30 \Omega-20 \mathrm{mH}$ as portrayed in Figure 4.12 (b), (c). In second scenario, a sudden decrement in load from $60 \Omega-20 \mathrm{mH}$ to $30 \Omega$ is applied as shown in Figure 4.12(d). Capacitors maintained their reference voltages at all dynamic changes in load and produced nine voltage levels. Ripple across the capacitor voltage has reduced when the load is increased. And the reverse effect is also observed when half of the load is suddenly withdrawn. As discussed in Appendix B, the change in ripple is because of the change in time-constant of the charging and discharging loop. It is perceived from the figures that the output
voltages, currents, and capacitors' voltages are at their expected reference values. Therefore, the proposed inverter has a fast and proper voltage and current response under sudden changes in power conditions.


Figure 4.13: Current stress in the semiconductor devices

Later, simulated current stress of the semiconductors are shown in Figure 4.13. It is known that large currents flow in the semiconductors that are involved in the charging loop of SC-based converters. With the capacitance of $6352 \mu \mathrm{~F}, 3866 \mu \mathrm{~F}$, and 3.47 A load current, the current peak of the switches involved in the charging loop $\left(\mathrm{S}_{3}, \mathrm{~S}_{4}\right)$, and $\overline{\mathrm{S}_{5}}$ at ideal condition is about three times of load current. As power of the converter increases, the magnitude of the spike in component rises. However, the remaining switch current stress are with in the limits of load current, i.e., 3.47 A. Several techniques are proposed to limit these current spikes such as adjusting the rise and fall time of the semiconductor, increasing switching frequency, by selecting optimum capacitor value, by using an inductor or a resistor at the input (Khenar et al., 2018). At the given experimental parameters of the proposed work, semiconductor's internal resistance ( $22 \mathrm{~m} \Omega-38 \mathrm{~m} \Omega$ ) and capacitor's equivalent series resistance (18 $\mathrm{m} \Omega-26 \mathrm{~m} \Omega$ ) are self-sufficient to reduce the spikes of current.

A prototype is developed in laboratory to verify the viability of proposed HNIT. Figure 4.14(a)-(d) shows the experimental tests at different modulation indices. When the modulation index, $m_{a}$ is tuned between $0<m_{a} \leq 0.25$, the generated output voltage levels are three with the voltage amplitude of 25 V . During $0.25<m_{a} \leq 0.5$, the output levels are changed from three to five. The magnitude of the output voltage is 50 V at $m_{a}=0.5$. During $0.5<m_{a} \leq 0.75$, the output levels are changed from five to seven. The magnitude of the output voltage is 75 V at $m_{a}=0.75$. Similarly, when $m_{a}>0.75$, the generated output voltage levels are nine with a magnitude of 100 V . The proposed circuit, therefore, can produce different number of output levels stably under the different modulation indices.

The proposed circuit is tested at different loading conditions as well and the waveforms are portrayed in Figure 4.15(a)-(d). Figure 4.15(a) show the waveforms of load current, output voltage, and capacitor voltages at $30 \Omega-20 \mathrm{mH}$. The load voltage is formed of nine distinct levels with a peak of 100 volts, verifying the boosting and inductive-load capability. The RMS value of load variables (current, voltage) are 70.1 V and 2.46 A , respectively.


Figure 4.14: Output voltage at different modulation indices: (a) $m_{a}=0.25$, (b) $m_{a}=$ 0.50 , (c) $m_{a}=0.75$, and (d) $m_{a}=1.0$.

The prototype is also examined at dynamic responses of load transients and corre-


Figure 4.15: Experimental waveforms: (a) $30 \Omega-20 \mathrm{mH}$ load, (b) step increment in load at $\mathrm{t}_{\mathrm{tr}} \sec$ from $30 \Omega-20 \mathrm{mH}$ to $60 \Omega-40 \mathrm{mH}$, (c) dynamic change in load at $\mathrm{t}_{\mathrm{tr}} \sec$ from 30 $\Omega$ to $60 \Omega-20 \mathrm{mH}$, (d) step decrement in load at $\mathrm{t}_{\mathrm{tr}}$ sec from $60 \Omega-20 \mathrm{mH}$ to $30 \Omega$.


Figure 4.16: FFT spectrum of the load parameters: (a) load voltage, (b) load current.
sponding results are portrayed in Figure 4.15(b)-(d). The dynamic change is applied to the load at $\mathrm{t}_{\mathrm{tr}}$ sec. Figure 4.15(b) shows the step increment in load from $30 \Omega-20$ mH to $60 \Omega-40 \mathrm{mH}$. Figure $4.15(\mathrm{c})$ continues to examine the laboratory prototype's dynamic load transient response from $30 \Omega$ to $60 \Omega-20 \mathrm{mH}$. Figure $4.15(\mathrm{~d})$ shows the sudden decrement in load from $60 \Omega-20 \mathrm{mH}$ to $30 \Omega$. It is perceived from the figures that the output voltages, currents, and capacitors' voltages are at their expected values. Ripple in capacitor voltages has reduced due to the increased time constant of the discharging loop. The same effect is observed on the capacitor voltages due to a step increment in load impedance. The speedy response in load current, capacitor voltages are perceived. Irrespective of the transients in load, it is seen that no deterioration is noticed in the capacitor and output voltages. Meanwhile, all capacitors continued to maintain their reference values with an agreeable ripple. Good agreement between simulation and laboratory results are observed. The 100 V peak of output voltage waveform proving the boosting ability. Sinusoidal load current waveform proving the inductive load ability of the proposed inverter. The boosting property of the topology eliminates half of the series batteries required in the non-boosting inverter topologies. Half of the battery cells can be eliminated with dual voltage boosting for the same voltage requirement. The proposed module can be expended for higher voltage levels to lower the need for battery cells, thereby the reduced equalization control complexity and inductive, resistive components. The fundamental, other components of the output voltage and current from the FFT spectrum are captured in Figure 4.16(a), (b). The odd harmonics are greatly suppressed, and a THD of $9.45 \%$ for voltage and $4.3 \%$ for current are recorded.

### 4.10 Comparative analysis

Further, a comparison is conducted in Table. 4.4, 4.5 with state-of-art voltage boosting topologies to highlight the benefits of proposed hybrid topologies. The comparison is carried for $\mathrm{N}_{l}$ levels and the proposed structure is performing well in terms of semiconductors, DC sources, capacitors and PIVs. Topology in (Ye et al., 2014) performs better in terms of switches but requires more capacitors and diodes than the proposed configurations. Moreover, H-bridge at the back-end has to withstand the peak value of the output voltage. Whereas the peak voltage of BH-MLI is not more than the supply voltage, and the peak voltage of HNIT is only twice the supply voltage.

The voltage gain property, less component requirement, and voltage stress on the semiconductors indicate that the proposed topology has a wide-range of utilization than the compared MLIs enlisted in Table 4.4. The proposed converters find their applications where the input voltage is low and requires high-voltage at the output like electric vehicles, renewable energy.

The peculiar advantages of the proposed configuration cannot be judged adequately through the component count. Hence, it is required to estimate the cost and thereby attest the benefits of the topology through a complete cost analysis. A comparison outcome is enlisted in Table 4.5. For the fair comparison, the generic rates of components and the identical source voltage is considered for all inverters. From the comparison presented in Table 4.5, the cost of the proposed circuit is lower than most of the other circuits, and it is marginally higher than the circuit in (Ye et al., 2014). On the other side, the circuit in (Ye et al., 2014) not suited for high voltage applications due to PIV of the H-bridge. In a nutshell, proposed topologies offer excellent operational performance for high-quality dc-ac energy conversion systems at economical cost.
Table 4.4: Comparison of the proposed circuits with the recently developed topologies

| Parameter | Topology |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | 1 | 2 | 3 | 4 | 5 | 6 | 7 | BH-MLI |
| $\mathrm{N}_{\text {sw }}$ | $\left(\frac{5 \mathrm{~N}_{1}-17}{2}\right)$ | $\left(\frac{\mathrm{N}_{1}+7}{2}\right)$ | $\left(\frac{3 \mathrm{~N}_{1}+7}{2}\right)$ | $\left(\frac{5 \mathrm{~N}_{1}-7}{2}\right)$ | $3\left(\frac{\mathrm{~N}_{1}-1}{2}\right)$ | $3\left(\frac{\mathrm{~N}_{1}-1}{2}\right)$ | $\left(\frac{3 \mathrm{~N}_{1}-1}{2}\right)$ | $\left(\frac{5 \mathrm{~N}_{1}-1}{4}\right)$ |
| $\mathrm{N}_{\text {Cap }}$ | $\left(\frac{N_{1}-1}{2}\right)$ | $\left(\frac{\mathrm{N}_{1}-3}{2}\right)$ | $\left(\frac{\mathrm{N}_{1}-1}{2}\right)$ | $\left(\frac{\mathrm{N}_{1}-3}{2}\right)$ | $\left(\frac{\mathrm{N}_{1}-1}{4}\right)$ | $\left(\frac{\mathrm{N}_{1}-1}{2}\right)$ | $\left(\frac{\mathrm{N}_{1}-3}{2}\right)$ | $\left(\frac{N_{1}-1}{4}\right)$ |
| $\mathrm{N}_{\text {diode }}$ | $\left(\frac{\mathrm{N}_{1}-5}{2}\right)$ | $\left(\mathrm{N}_{1}-3\right)$ | - | - | - | $\left(\frac{\mathrm{N}_{1}-1}{2}\right)$ | - | - |
| $\mathrm{N}_{\mathrm{dc}}$ | 1 | 1 | 1 | 1 | $\left(\frac{\mathrm{N}_{1}-1}{8}\right)$ | $\left(\frac{\mathrm{N}_{1}-1}{4}\right)$ | 1 | 1 |
| PIV* ${ }_{\text {dc }}$ | $\left(\frac{\mathrm{N}_{1}-4}{2}\right)$ | $\left(\frac{\mathrm{N}_{1}-1}{2}\right)$ | 4 | 1 | 1 | $2\left(\mathrm{~N}_{1}-1\right)$ | $\left(\frac{\mathrm{N}_{1}-1}{2}\right)$ | 1 |
| H-Bridge stress | $\left(\frac{\mathrm{N}_{1}-4}{2}\right)$ | $\left(\frac{\mathrm{N}_{1}-1}{2}\right)$ | - | - | - | - | $\left(\frac{\mathrm{N}_{1}-1}{2}\right)$ | - |
| TSV | $\left(\frac{9 N_{1}-41}{2}\right)$ | $5\left(\frac{\mathrm{~N}_{1}-1}{2}\right)$ | $\left(\frac{7 \mathrm{~N}_{1}-11}{2}\right)$ | $\left(\frac{5 \mathrm{~N}_{\mathrm{L}}-7}{2}\right)$ | $\left(\frac{3 \mathrm{~N}_{1}-5}{2}\right)$ | $\left(\frac{9 \mathrm{~N}_{1}-29}{2}\right)$ | $\left(\frac{7 \mathrm{~N}_{1}-5}{2}\right)$ | $\left(\frac{5 \mathrm{~N}_{1}-9}{4}\right)$ |

$\mathrm{N}_{\mathrm{sw}}$ - No. of active switches, $\mathrm{N}_{\text {Cap }}-$ No. of capacitors, $\mathrm{N}_{\text {diode }}$ - No. of diodes, $\mathrm{N}_{\mathrm{dc}}$ - No. of DC sources. 5. Lee (2018)
6. Saeedian et al. (2018b)
7. Barzegarkhoo et al. (2016) 4. Taghvaie et al. (2018)
Table 4.5: Cost comparison of proposed circuits with other SC based topologies for nine-levels

| Component | Series | Rating | Unit price <br> (\$) | Topology |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  | 1 | 2 | 3 | 4 | 5 | 6 | BH-MLI | HNIT |
| MOSFET | IRFP350PBF | 400 V | 2.98 | 4 | - | 4 | - | - | 4 | - | - |
|  | IRFP240PBF | 200 V | 2.31 | - | 9 | - | - | 4 | - | - | 2 |
|  | IRFI4321PBF | 150 V | 2.12 | - | - | - | - | - | - | - | 2 |
|  | IRFP9140NPBF | 100 V | 1.89 | 4 | 8 | 15 | 10 | 8 | 11 | 7 | 2 |
|  | IRFZ20PBF | 50 V | 1.63 | - | - | - | 2 | - | - | 4 | 4 |
| Gate driver | IR2110SPBF | - | 1.92 | 8 | 14 | 19 | 12 | 12 | 15 | 11 | 10 |
| Capacitor | B41231A9128M | 1.2 mF | 1.51 | 3 | 4 | 3 | 2 | 4 | 3 | 2 | 2 |
| Diode | SDT10A100P5 | 100 V | 0.61 | 6 | 4 | 3 | 0 | 4 | 1 | - | - |
| Total price (\$) |  |  |  | 43.03 | 71.27 | 83.11 | 48.22 | 55.88 | 66.67 | 43.89 | 41.38 |
| Courtesy: mouser.com, in.element14.com, www.digikey.com; *prices are subject to change |  |  |  |  |  |  |  |  |  |  |  |
| 1. Ye et al. (2014) |  |  |  | 4. Lee (2018) |  |  |  |  |  |  |  |
| 2. Khenar et al. (2018) |  |  |  | 5. Saeedian et al. (2018b) |  |  |  |  |  |  |  |
| 3. Taghvaie et al. (2018) |  |  |  | 6. Barzegarkhoo et al. (2016) |  |  |  |  |  |  |  |

## Chapter 5

## CONCLUSION AND FUTURE SCOPE

### 5.1 Conclusion

Nowadays, output voltage boosting property along with the curtailment in the component count and voltage stress are considered the essential topological features for the new MLI circuits. The need for MLIs has grown prominently in several fields such as motor drives, renewable, electric vehicles, and unit power supply systems due to their high-quality output wave-forms. Many topological and control issues of MLIs have been studied and described. Though significant efforts are made in reducing the complexity of MLIs, there is a way to develop alternate solutions that further lessen the operational and control challenges. Among the existing topologies, there is a need to investigate, understand the properties, and propose suitable modifications to make them more adaptable depending on the applications. Output voltage boosting ability is one of the main requirements of the converter for the applications like electric vehicles, renewable energy, high-voltage pulse generator. Besides, the evolution of MLIs is tending to reduce the number of components, especially dc sources based on the combination of capacitors. In these topologies, replacing dc sources with capacitors reduce the number of dc sources and the cost of the converter. SC-based converters are the basic alternative solution that does not need any transformer to boost the voltage. With this thought, the main contributions of this thesis are the proposal and verification of four different converters with suitable uncomplicated control strategies.

The general conclusion of each chapter has been collected as follows:
Chapter 1 presented a brief overview of high-power converters and state-of-theart MLI topologies and, in particular, critically reviewed the classical, recent MLIs with reduced part count and their associated intricacies concerning the high-power applications. As an outcome, it was learned that despite many solutions capable of generating more voltage levels, an opportunity for developing an alternative way of achieving the same endures.

Chapter 2 demonstrated the MT-MLI with the reduced part count. Besides, a sensor-less voltage balancing control to regulate the FC voltage is elaborated. Detailed simulation and experimental studies are carried out to validate the proof of controllability of the proposed topology and their associated control scheme. Methods to extend the topology for higher voltage levels are studied. Furthermore, a comparison in terms of component count is deliberated to highlight the potential merits of the proposed MT-MLI.

A new SSHB-MLI structure based on SCs with hexad boost capability is presented in Chapter 3. The circuit operation and modulation scheme are discussed. Extension methods for the high number of levels with a single as well as multiple dc voltage sources are derived. Capacitors' voltage ripple and curve-fitting approaches to calculate the power losses are analyzed in detail. Besides, a detailed quantitative-, cost-comparison with existing inverter circuits verified that the proposed SSHB inverter is a viable and economical solution where the source is a low voltage supply. Finally, experimental test results at different load conditions are discussed.

Chapter 4 proposed two hybrid-MLI configurations: BH-MLI, HNIT with voltage boosting ability, and less component count. A simple LGB switching controller is developed for the presented circuits. Simple structure, voltage boosting, and easy control are the additional benefits of the proposed arrangements. Output voltage waveforms have proved a gain of two for nine-level constructions. Extensions of BHMLI for higher levels using are presented. Further, the performance of the proposed circuits is validated experimentally with PD-PWM and round control method at different modulation indices, load conditions. Finally, quantitative-, cost-comparisons are conducted among the state-of-art SC-MLIs to highlight the superiority of the proposed configurations.

### 5.2 Future scope

Based on the research carried out in this thesis, the recommendations for future research are as follows:

- Investigate the application of the presented hybridization technique to other MLIs, resulting in many other interesting topologies.
- Integrate the proposed PWM methods with capacitance voltage ripple minimization techniques for additional improvement in output voltage quality by eliminating the low-frequency voltage ripples, thereby reducing the capacitance.
- Employ the proposed MT-MLI topology with grid-connected applications such as motor control drives, dynamic voltage restores, and active filters, to name a few.
- Integrate the proposed SSHB and hybrid MLI topologies with the electric vehicle applications to check the viability and performance.
- Further investigate device-level fault-tolerant studies about the proposed topologies. Further inclusion of additional reliability constraints and other reliability functions helps in a more precisive quantification of the developed topologies.


## Appendix A

## CAPACITANCE CALCULATION

In capacitor-based inverters, particularly SC-based inverters, capacitance calculation plays a vital part in keeping the ripple within the permissible limit. The less voltage fluctuation in the capacitor results in lower power losses, thereby high converter efficiency (Hinago and Koizumi, 2012). Capacitance is determined by considering the capacitors' peak current, maximum discharging time interval, and permitted ripple. Time intervals $\left(t_{1}, t_{2}, t_{3}, \ldots\right)$ for each level change are marked in Figure A.1. Load current agrees with the voltage when the load is purely resistive. At this power factor, maximum discharge occurs in the capacitor due to the peak current is at the midpoint of the integration. In other words, if the capacitor is sized at unity power factor, it also maintains less ripple for other power factors. Assuming unity power factor, $m_{a}$ $=1$ the longest discharging time-intervals of $\mathrm{C}_{\mathrm{B}}, \mathrm{C}_{\mathrm{LD}}$ from Figure A. 1 is between [ $\left.\mathrm{t}_{11}, \mathrm{t}_{14}\right]$, and $\left[\mathrm{t}_{1}-\mathrm{t}_{2}, \mathrm{t}_{3}-\mathrm{t}_{4}, \mathrm{t}_{5}-\mathrm{t}_{6}, \mathrm{t}_{7}-\mathrm{t}_{8}\right.$ ] respectively. Since the output waveform follows the symmetry, negative half-cycle time intervals are the same as positive halfcycle. Similarly, due to quarter-wave symmetry, time period between $\left[\mathrm{t}_{7}, \mathrm{t}_{8}\right]$ is same as $\left[t_{1}, t_{2}\right]$ and time period between $\left[t_{5}, t_{6}\right]$ is same as $\left[t_{3}, t_{4}\right]$. Further, the maximum discharge of each capacitor is calculated based on the following expressions:

$$
\begin{align*}
\Delta \mathrm{Q}_{\mathrm{C}_{\mathrm{B}}} & =\int_{\mathrm{t}_{11}}^{\mathrm{t}_{14}} \mathrm{I}_{\mathrm{o}} \sin (\omega \mathrm{t}) \mathrm{dt}  \tag{A.1}\\
\Delta \mathrm{Q}_{\mathrm{C}_{\mathrm{LD}}} & =2 \int_{\mathrm{t}_{1}}^{\mathrm{t}_{2}} \mathrm{I}_{\mathrm{o}} \sin (\omega \mathrm{t}) \mathrm{dt}+2 \int_{\mathrm{t}_{3}}^{\mathrm{t}_{4}} \mathrm{I}_{\mathrm{o}} \sin (\omega \mathrm{t}) \mathrm{dt} \tag{A.2}
\end{align*}
$$



Figure A.1: Key waveforms of HNIT

In which $I_{o}$ is the peak load current through the capacitor, $\omega$ is the fundamental frequency in rad/sec, and time-intervals $\left(\mathrm{t}_{1}-\mathrm{t}_{8}\right)$ are represented as

$$
\begin{align*}
& \mathrm{t}_{1}=\frac{\sin ^{-1}\left(\alpha_{4} / \mathrm{V}_{\text {ref }}\right)}{2 \pi \mathrm{f}_{\text {ref }}}=3.5440 \times 10^{-4} \mathrm{sec}  \tag{A.3}\\
& \mathrm{t}_{2}=\frac{\sin ^{-1}\left(\alpha_{3} / \mathrm{V}_{\text {ref }}\right)}{2 \pi \mathrm{f}_{\text {ref }}}=1.0817 \times 10^{-3} \mathrm{sec}  \tag{A.4}\\
& \mathrm{t}_{3}=\frac{\sin ^{-1}\left(\alpha_{2} / \mathrm{V}_{\text {ref }}\right)}{2 \pi \mathrm{f}_{\text {ref }}}=1.8749 \times 10^{-3} \mathrm{sec}  \tag{A.5}\\
& \mathrm{t}_{4}=\frac{\sin ^{-1}\left(\alpha_{1} / \mathrm{V}_{\text {ref }}\right)}{2 \pi \mathrm{f}_{\text {ref }}}=2.8365 \times 10^{-3} \mathrm{sec}  \tag{A.6}\\
& \mathrm{t}_{5}=\frac{\pi-\sin ^{-1}\left(\alpha_{1} / \mathrm{V}_{\text {ref }}\right)}{2 \pi \mathrm{f}_{\text {ref }}}=7.1634 \times 10^{-3} \mathrm{sec}  \tag{A.7}\\
& \mathrm{t}_{6}=\frac{\pi-\sin ^{-1}\left(\alpha_{2} / \mathrm{V}_{\text {ref }}\right)}{2 \pi \mathrm{f}_{\text {ref }}}=8.1250 \times 10^{-3} \mathrm{sec}  \tag{A.8}\\
& \mathrm{t}_{7}=\frac{\pi-\sin ^{-1}\left(\alpha_{3} / \mathrm{V}_{\text {ref }}\right)}{2 \pi \mathrm{f}_{\text {ref }}}=8.9182 \times 10^{-3} \mathrm{sec}  \tag{A.9}\\
& \mathrm{t}_{8}=\frac{\pi-\sin ^{-1}\left(\alpha_{4} / \mathrm{V}_{\text {ref }}\right)}{2 \pi \mathrm{f}_{\text {ref }}}=9.6455 \times 10^{-3} \mathrm{sec} \tag{A.10}
\end{align*}
$$

Accordingly, the least value of the capacitance needed with admissible ripple per-
centage ( $x \%$ ) in capacitor voltage is expressed as:

$$
\begin{equation*}
\mathrm{C}_{\mathrm{n}}=\frac{\Delta \mathrm{Q}_{\mathrm{C}_{\mathrm{n}}}}{\mathrm{x} \% \times \mathrm{V}_{\mathrm{C}_{\mathrm{n}}}} \tag{A.11}
\end{equation*}
$$

The required capacitance for the 50 V source at unity power factor ( $30 \Omega$ resistive load) with the voltage ripple of $5 \%$ can be calculated as

$$
\begin{align*}
\mathrm{C}_{\mathrm{B}} & =\frac{1}{\mathrm{x} \% \times \mathrm{V}_{\mathrm{C}_{\mathrm{B}}}} \int_{\mathrm{t}_{3}}^{\mathrm{t}_{6}} \mathrm{I}_{\mathrm{o}} \sin (\omega \mathrm{t}) \mathrm{dt}  \tag{A.12}\\
& =\frac{1}{0.05 \times 50} \int_{1.8749 \times 10^{-3}}^{8.125 \times 10^{-3}} 3 \sin (2 \pi \mathrm{ft}) \mathrm{dt}  \tag{A.13}\\
\mathrm{C}_{\mathrm{B}} & =6.352 \mathrm{mF}  \tag{A.14}\\
\mathrm{C}_{\mathrm{LD}} & =\frac{1}{\mathrm{x} \% \times \mathrm{V}_{\mathrm{C}_{\mathrm{LD}}}}\left[2 \int_{\mathrm{t}_{1}}^{\mathrm{t}_{2}} \mathrm{I}_{\mathrm{o}} \sin (\omega \mathrm{t}) \mathrm{dt}+2 \int_{\mathrm{t}_{3}}^{\mathrm{t}_{4}} \mathrm{I}_{\mathrm{o}} \sin (\omega \mathrm{t}) \mathrm{dt}\right]  \tag{A.15}\\
& =\frac{1}{0.05 \times 25}\left[2 \int_{3.0817 \times 10^{-3}}^{1} 3 \sin (\omega \mathrm{t}) \mathrm{dt}+2 \int_{1.8749 \times 10^{-3}}^{2} 3 \sin (\omega \mathrm{t}) \mathrm{dt}\right]  \tag{A.16}\\
\mathrm{C}_{\mathrm{LD}} & =3.866 \mathrm{mF} \tag{A.17}
\end{align*}
$$

Similarly the capacitance of capacitors that involved in other topologies are calculated.

## Appendix B

## PROOF OF SELF VOLTAGE BALANCING

Capacitors are utilized as virtual sources to generate levels in the proposed topologies. These capacitors are charged and discharged several times in a fundamental cycle. The repetition of the above process naturally regulates the capacitors to settle at their reference value to satisfy charge-balance or amp-second balance theory. A detailed derivation validating the balancing of capacitors is discussed in this appendix.

## B. 1 Flying capacitor

Flying capacitors in Chapter 2, Chapter 4 are discharged in a positive half cycle and charged at the same level in a negative half cycle. It can be perceived from the Figure B. 1 that the FC is not contributing for the voltage levels $\pm 2 \mathrm{~V}_{\mathrm{dc}}$ and $\pm \mathrm{V}_{\mathrm{dc}}$. Therefore, the FC currents for $\pm 0.5 \mathrm{~V}_{\mathrm{dc}}$ and $\pm 1.5 \mathrm{~V}_{\mathrm{dc}}$ levels are derived in terms of voltage across FC ( $\mathrm{v}_{\mathrm{FC}}$ ), load impedance (Z) as

$$
\begin{align*}
& \mathrm{i}_{\mathrm{FC}, 0.5 \mathrm{~V}_{\mathrm{dc}}}^{+}=\frac{\mathrm{V}_{\mathrm{FC}}}{\mathrm{Z}}  \tag{B.1}\\
& \mathrm{i}_{\mathrm{FC}, 1.5 \mathrm{~V}_{\mathrm{dc}}}^{+}=\frac{\mathrm{V}_{\mathrm{dc}}+\mathrm{v}_{\mathrm{FC}}}{\mathrm{Z}}  \tag{B.2}\\
& \mathrm{i}_{\mathrm{FC}, 0.5 \mathrm{~V}_{\mathrm{dc}}^{-}}=\frac{\mathrm{v}_{\mathrm{FC}}-\mathrm{V}_{\mathrm{dc}}}{\mathrm{Z}}  \tag{B.3}\\
& \mathrm{i}_{\mathrm{FC}, 1.5 \mathrm{~V}_{\mathrm{dc}}^{-}}=\frac{-2 \mathrm{~V}_{\mathrm{dc}}+\mathrm{v}_{\mathrm{FC}}}{\mathrm{Z}} \tag{B.4}
\end{align*}
$$

The net charge (Q) delivered/absorbed by FC over a fundamental period ( t ) is expressed as,

$$
\begin{align*}
\mathrm{Q} & =\left(\mathrm{i}_{\mathrm{FC}, 0.5 \mathrm{~V}_{\mathrm{dc}}}^{+}+\mathrm{i}_{\mathrm{FC}, 1.5 \mathrm{~V}_{\mathrm{dc}}}^{+}+\mathrm{i}_{\mathrm{FC}, 0.5 \mathrm{~V}_{\mathrm{dc}}}^{-}+\mathrm{i}_{\mathrm{FC}, 1.5 \mathrm{~V}_{\mathrm{dc}}}^{-}\right) \mathrm{t}  \tag{B.5}\\
& =\left(\frac{\mathrm{v}_{\mathrm{FC}}}{\mathrm{Z}}+\frac{\mathrm{V}_{\mathrm{dc}}+\mathrm{v}_{\mathrm{FC}}}{\mathrm{Z}}-\frac{\mathrm{V}_{\mathrm{dc}}-\mathrm{v}_{\mathrm{FC}}}{\mathrm{Z}}-\frac{2 \mathrm{~V}_{\mathrm{dc}}-\mathrm{v}_{\mathrm{FC}}}{\mathrm{Z}}\right) \mathrm{t}  \tag{B.6}\\
& =\left(\frac{4 \mathrm{v}_{\mathrm{FC}}-2 \mathrm{~V}_{\mathrm{dc}}}{\mathrm{Z}}\right) \mathrm{t} \tag{B.7}
\end{align*}
$$

At steady-state conditions, the net charge in a given fundamental cycle is zero. Therefore, from (B.7), the voltage across FC will be equal to half of the total dc voltage, i.e., $\mathrm{v}_{\mathrm{FC}}=0.5 \mathrm{~V}_{\mathrm{dc}}$ and it is achieved without any supplementary controlling algorithm.


Figure B.1: Generic nine-level output voltage of a proposed inverters using fundamental switching method

Assume that the MLI is operating at unity power factor load and output waveforms are in half-wave symmetry. For a nine-level inverter, there are eight discrete intervals per cycle. FC applies a positive voltage at terminals when it is required to produce voltage levels. For the rest of the intervals, the terminal voltage of FC is zero, as shown in Figure B.1. Therefore, the total delivered energy in the first-half cycle ( $\mathrm{w}_{+}$) and second half-cycle ( $\mathrm{w}_{-}$) in terms of the output voltage ( $\mathrm{v}_{\mathrm{o}}$ ), and load current ( $\mathrm{i}_{\text {load }}$ ) are expressed as

$$
\begin{align*}
& \mathrm{w}_{+}=\mathrm{v}_{\mathrm{o}} \mathrm{i}_{\text {load }} \sum_{\mathrm{n}=1}^{4} \int_{\theta_{2 \mathrm{n}-1}-\phi}^{\theta_{2 \mathrm{n}}-\phi} \sin \theta \mathrm{d} \theta  \tag{B.8}\\
& \mathrm{w}_{-}=\mathrm{v}_{\mathrm{o}} \mathrm{i}_{\text {load }} \sum_{\mathrm{n}=5}^{8} \int_{\theta_{2 \mathrm{n}-1}-\phi}^{\theta_{2 \mathrm{n}}-\phi} \sin \theta \mathrm{d} \theta \tag{B.9}
\end{align*}
$$

Equation (B.9) may be rewritten as

$$
\begin{equation*}
\mathrm{w}_{-}=\mathrm{v}_{\mathrm{o}} \mathrm{i}_{\text {load }} \sum_{\mathrm{n}=1}^{4} \int_{\theta_{2 \mathrm{n}-1+8}-\phi}^{\theta_{2 \mathrm{n}+8}-\phi} \sin \theta \mathrm{d} \theta \tag{B.10}
\end{equation*}
$$

The energy absorbed/delivered by FC depends on the integration sign. Owing to the symmetrical nature of the output voltage, from the waveforms shown in Figure B.1, it is noticed that

$$
\begin{equation*}
\theta_{9}=\pi+\theta_{1}, \theta_{10}=\pi+\theta_{2}, \ldots, \theta_{16}=\pi+\theta_{8} \tag{B.11}
\end{equation*}
$$

Thus, the right-hand side integral of (B.10) can be represented as

$$
\begin{equation*}
\mathrm{v}_{\mathrm{o}} \mathrm{i}_{\text {load }} \int_{\theta_{2 \mathrm{n}-1}-\phi}^{\theta_{2 \mathrm{n}}-\phi} \sin \theta \mathrm{d} \theta=\mathrm{v}_{\mathrm{o}} \mathrm{i}_{\text {load }} \int_{\theta_{\pi+2 \mathrm{n}-1}-\phi}^{\theta_{\pi+2 \mathrm{n}}-\phi} \sin \theta \mathrm{d} \theta \tag{B.12}
\end{equation*}
$$

From (B.8), (B.10), and (B.12) the relation can be deduced as

$$
\begin{equation*}
\mathrm{w}_{+}=-\mathrm{w}_{-} \tag{B.13}
\end{equation*}
$$

Thus, the energy flowing into and from the FC is equal to the full cycle of fundamental voltage. In other words, it results in keeping the voltage across FC at desired level in all condition. This principle of energy balance stabilizes and regulates the voltage across FC naturally without any voltage and/or current sensor(s) thereby facilitate in the reduction of proposed inverter's overall design cost.

## B. 2 Switched capacitor

Unlike FC, SCs are charged with same magnitude of supply voltage throughout the operation. Charging and discharging of SC sub-module is portrayed in Figure B.2(a)(c). Capacitor C charges to the source voltage $\mathrm{V}_{\mathrm{dc}}$ through $\overline{\mathrm{S}}_{3}$, and diode D as shown in Figure B.2(b). Load impedance does not affect the charging loop's time constant. While discharging, Capacitor is connected in additive nature with source through switch $\mathrm{S}_{3}$ as pictured in Figure B.2(c). However, load impedance comes into the loop during discharging the capacitor. Because of the load resistance is high compared to the component parasitic resistance of components, the discharging loop's time constant increases.


Figure B.2: Basic sub-block of the SC-MLI

The equivalent parasitic circuit for charging and discharging of SC is portrayed in Figure B.3. Due to semiconductors' parasitic resistance is meager, the charging loop's time constant $\left(\left(r_{s}+r_{d}+r_{c}\right) C=60 \times 10^{-3} \times 6.3 \times 10^{-3}=0.378 \times 10^{-3} \mathrm{sec}\right)$ is very small. Here $r_{s}, r_{d}$ are internal resistance of switch, diode, and $r_{c}$ is equivalent series resistance of capacitor. Typical internal resistance of IGBT (SKM75GB123D), anti-parallel diode, and capacitor (CGS632U075R5L) are $25 \mathrm{~m} \Omega, 18 \mathrm{~m} \Omega$ and $17 \mathrm{~m} \Omega$, respectively. Since the internal resistance of semiconductors and capacitors is very less, capacitor charges to its final value (in five time-constants) in no time. The time constant of discharging loop $\left(\left(R+r_{s}+r_{c}\right) \mathrm{C}=30.042 \times 6.3 \times 10^{-3}=189.27 \times 10^{-3} \mathrm{sec}\right)$ is far higher compared to the charging loop $\left(189.27 \times 10^{-3} \gg 0.378 \times 10^{-3}\right)$. Thereby, capacitor voltages are maintained at required values even with few charging instances. It is worthy of mentioning that the capacitor voltage is kept at $\mathrm{V}_{\mathrm{dc}}$ (by neglecting component voltage drop) without any additional balancing circuit, therefore, reduced control complexity.


Figure B.3: Equivalent circuit of sub-module: (a) charging of $\mathrm{C}_{\mathrm{B}}$, (b) discharging of $\mathrm{C}_{\mathrm{B}}$

From A.1, A.2, and A.11, it is observed that the ripple is proportional to the charge across the capacitor. Higher the value of the load resistance or fundamental frequency $\Longrightarrow$ lower the voltage ripple due to increased time-constant of discharging loop $\Longrightarrow$ smaller the required capacitor size.

## Appendix C

## LOSS CALCULATION

## C. 1 Generalized curve fitting analysis of the power IGBT

The conduction and switching loss equations are derived from the curve fitting approach, which calculates the total losses of the semiconductor device. Moreover, it has high accuracy and can be planted directly in any circuit simulator. These loss calculations are based on semiconductor data-sheet values and experimental measurements. The MLIs presented in the above chapters are built with the SKM75GB123D IGBT module. Therefore the SKM75GB123D data-sheet information is considered for further explanations.

## C.1.1 Conduction loss

Conventionally, the conduction losses are calculated by placing the $\mathrm{V}_{\mathrm{d}}$ representing forward voltage drop and a resistor $\mathrm{R}_{\mathrm{S}}$ representing load current dependency in series with an ideal switch. Though this approach can be modeled merely in the simulator, the diodes and ideal switches are overloaded with additional parameters. Moreover, the circuit simulator should accommodate controllable resistors to build the temperature-dependent characteristics into this model. Thus, an actual procedure presented in (Drofenik and Kolar, 2005) is followed.

## C.1.1.1 Calculation of the power IGBT conduction loss

The considered IGBT data-sheet (SKM75GB123D) provides characteristic curves between the collector-emitter voltage ( $\mathrm{V}_{\mathrm{CE}}$ ) and collector-current ( $\mathrm{i}_{\mathrm{C}}$ ) of the IGBT at different gate-emitter $\mathrm{V}_{\mathrm{GE}}$ values. Moreover, the data sheet provided $\mathrm{V}_{\mathrm{CE}}-\mathrm{i}_{\mathrm{C}}$ curves for minimum $\left(\mathrm{T}_{\text {min }}=25^{\circ} \mathrm{C}\right)$ and maximum $\left(\mathrm{T}_{\max }=125^{\circ} \mathrm{C}\right)$ temperatures as shown in Figure C. 1 individually to describe the temperature dependency.


Figure C.1: $\mathrm{V}_{\mathrm{CE}}$ verses $\mathrm{i}_{\mathrm{C}}$ characteristic curves of the SKM75GB123D-IGBT switch: (a) at the minimum temperature $25^{\circ} \mathrm{C}$, (b) at max temperature $125^{\circ} \mathrm{C}$. (image curtsey: Semikron).

In fact, the experimental working gate-emitter potential voltage $\mathrm{V}_{\mathrm{GE}}$ is equal to the 15 V . Thus, only one $\mathrm{V}_{\mathrm{CE}}-\mathrm{i}_{\mathrm{C}}$ curve data is extracted from Figure C.1(a) and is mentioned in Table C.1. After that, multiply the $\mathrm{V}_{\mathrm{CE}}$ with $\mathrm{i}_{\mathrm{C}}$ to attain the power at each extracted point. This multiplication gives the power loss in terms of the collector current $\mathrm{i}_{\mathrm{C}}$. To achieve the approach mentioned above, $\mathrm{i}_{\mathrm{C}}$ versus $\mathrm{P}_{\mathrm{igbt}, 25^{\circ} \mathrm{C}}$ waveform is composed using MATLAB curve-fitting application. First, X- and Y-axes data (Xdata representing $\mathrm{i}_{\mathrm{C}}$ and Y -data representing $\mathrm{P}_{\mathrm{igbt}, 25^{\circ} \mathrm{C}}$ ) are provided and then adjust the polynomial order till the error comes to the least point. The presented data has arrived at the second-order polynomial equation with a minimum error. Whereby the waveform is portrayed in Figure C. 2 is achieved, and it has possessed the power loss
in (C.1).

$$
\begin{equation*}
\mathrm{P}_{\mathrm{igbt}, 25^{\circ} \mathrm{C}}=0.02365 \times \mathrm{i}_{\mathrm{C}}^{2}+1.551 \times \mathrm{i}_{\mathrm{C}}-0.8995 \tag{C.1}
\end{equation*}
$$

Table C.1: $\mathrm{V}_{\mathrm{CE}}-\mathrm{i}_{\mathrm{C}}$ curve data points for $\mathrm{V}_{\mathrm{GE}}=15 \mathrm{~V}$ at $\mathrm{T}_{\text {min }}=25^{\circ} \mathrm{C}$

| $\mathrm{V}_{\mathrm{CE}}(\mathrm{V})$ | $\mathrm{i}_{\mathrm{C}}(\mathrm{A})$ | $\mathrm{P}_{\mathrm{igbt}, 25^{\circ} \mathrm{C}}=\left(\mathrm{V}_{\mathrm{CE}} \times \mathrm{i}_{\mathrm{C}}\right)$ |
| :---: | :---: | :---: |
| 0 | 0 | 0 |
| 1 | 1.4286 | 1.4286 |
| 1.5 | 8.5714 | 12.8571 |
| 2 | 21.4286 | 42.8572 |
| 2.5 | 40 | 100 |
| 3 | 62.1429 | 186.4287 |
| 3.5 | 82.8571 | 289.999 |



Figure C.2: Curve fitting waveform for IGBT conduction loss at $25^{\circ} \mathrm{C}$ with respect to the collector current $\mathrm{i}_{\mathrm{C}}$.

In the similar way, the corresponding waveform of the power loss equation (C.2) at $125^{\circ} \mathrm{C}$ temperature is drawn as per the Table C. 2 and it has shown in Figure C.3.

$$
\begin{equation*}
\mathrm{P}_{\mathrm{igbt}, 125^{\circ} \mathrm{C}}=0.02876 \times \mathrm{i}_{\mathrm{C}}^{2}+1.914 \times \mathrm{i}_{\mathrm{C}}-2.452 \tag{C.2}
\end{equation*}
$$

The coefficients should represent the running temperature ( T ) to specify the temperature dependency in the conduction loss equation. The generalized temperaturedependent second-order conduction loss equation has arrived at (C.3).

$$
\begin{equation*}
\mathrm{P}_{\mathrm{igbt}}\left(\mathrm{i}_{\mathrm{C}}, \mathrm{~T}\right)=\left(\mathrm{a}_{0}+\mathrm{a}_{1} \mathrm{~T}\right) \mathrm{i}_{\mathrm{C}}^{2}+\left(\mathrm{b}_{0}+\mathrm{b}_{1} \mathrm{~T}\right) \mathrm{i}_{\mathrm{C}}+\left(\mathrm{c}_{0}+\mathrm{c}_{1} \mathrm{~T}\right) \tag{C.3}
\end{equation*}
$$

Table C.2: $\mathrm{V}_{\mathrm{CE}}-\mathrm{i}_{\mathrm{C}}$ curve data points for $\mathrm{V}_{\mathrm{GE}}=15 \mathrm{~V}$ at $\mathrm{T}_{\max }=125^{\circ} \mathrm{C}$

| $\mathrm{V}_{\mathrm{CE}}(\mathrm{V})$ | $\mathrm{i}_{\mathrm{C}}(\mathrm{A})$ | $\mathrm{P}_{\mathrm{igbt}, 125^{\circ} \mathrm{C}}=\left(\mathrm{V}_{\mathrm{CE}} \times \mathrm{i}_{\mathrm{C}}\right)$ |
| :---: | :---: | :---: |
| 0 | 0 | 0 |
| 1 | 2.1429 | 2.1429 |
| 1.5 | 5.7143 | 8.5714 |
| 2 | 14.2857 | 28.5714 |
| 2.5 | 25.7149 | 64.2873 |
| 3 | 40 | 120 |
| 3.5 | 55.7143 | 195.0001 |
| 4 | 72.8571 | 291.4284 |
| 4.5 | 91.4286 | 411.4287 |

These loss pertinent coefficients are derived from the coefficients of the (C.1) and (C.2) and are enlisted in Table C.3. In the considered case shown in Figure C. 1 and C.4, only two operating temperatures $\left(\mathrm{T}_{\min }=25^{\circ} \mathrm{C}\right.$ and $\left.\mathrm{T}_{\max }=125^{\circ} \mathrm{C}\right)$ are given, resulting in a first-order approximation. The power loss equation is in second order, but the first order approximation calculates the coefficients.

$$
\begin{align*}
\mathrm{a}_{0}= & \frac{\mathrm{P}_{\mathrm{igbt}, 25^{\circ} \mathrm{C}, \mathrm{a}} \times \mathrm{T}_{\max }-\mathrm{P}_{\mathrm{igbt}, 125^{\circ} \mathrm{C}, \mathrm{a}} \times \mathrm{T}_{\min }}{\mathrm{T}_{\max }-\mathrm{T}_{\min }}  \tag{C.4}\\
& =\frac{(0.02365 \times 125)-(0.02876 \times 25)}{125-25}=0.0224 \\
\mathrm{a}_{1}= & \frac{\mathrm{P}_{\mathrm{igbt}, 125^{\circ} \mathrm{C}, \mathrm{a}}-\mathrm{P}_{\mathrm{igbt}, 25^{\circ} \mathrm{C}, \mathrm{a}}}{\mathrm{~T}_{\max }-\mathrm{T}_{\min }}=0.00005  \tag{C.5}\\
\mathrm{~b}_{0}= & \frac{\mathrm{P}_{\mathrm{igbt}, 25^{\circ} \mathrm{C}, \mathrm{~b}} \times \mathrm{T}_{\max }-\mathrm{P}_{\mathrm{igbt}, 125^{\circ} \mathrm{C}, \mathrm{~b}} \times \mathrm{T}_{\min }}{\mathrm{T}_{\max }-\mathrm{T}_{\min }}=1.46025  \tag{C.6}\\
\mathrm{~b}_{1}= & \frac{\mathrm{P}_{\mathrm{igbt}, 125^{\circ} \mathrm{C}, \mathrm{~b}}-\mathrm{P}_{\mathrm{igbt}, 25^{\circ} \mathrm{C}, \mathrm{~b}}}{\mathrm{~T}_{\max }-\mathrm{T}_{\min }}=0.00363  \tag{C.7}\\
\mathrm{c}_{0}= & \frac{\mathrm{P}_{\mathrm{igbt}, 25^{\circ} \mathrm{C}, \mathrm{c}} \times \mathrm{T}_{\max }-\mathrm{P}_{\mathrm{igbt}, 125^{\circ} \mathrm{C}, \mathrm{c}} \times \mathrm{T}_{\min }}{\mathrm{T}_{\max }-\mathrm{T}_{\min }}=-0.511375  \tag{C.8}\\
\mathrm{c}_{1}= & \frac{\mathrm{P}_{\mathrm{igbt}, 125^{\circ} \mathrm{C}, \mathrm{c}}-\mathrm{P}_{\mathrm{igbt}, 25^{\circ} \mathrm{C}, \mathrm{c}}}{\mathrm{~T}_{\max }-\mathrm{T}_{\min }}=-0.015525 \tag{C.9}
\end{align*}
$$

An (C.3) will be modified as follows by substituting all the above constants,

$$
\begin{align*}
\mathrm{P}_{\mathrm{igbt}}\left(\mathrm{i}_{\mathrm{c}}, \mathrm{~T}\right)= & (0.0224+0.000058 \times \mathrm{T}) \mathrm{i}_{\mathrm{c}}^{2}+(1.46025+0.00363 \times \mathrm{T}) \mathrm{i}_{\mathrm{c}}  \tag{C.10}\\
& -(0.511375+0.015525 \times \mathrm{T})
\end{align*}
$$



Figure C.3: Curve fitting waveform for IGBT conduction loss at $125^{\circ} \mathrm{C}$ with respect to the collector current $\mathrm{i}_{\mathrm{C}}$.

Table C.3: Loss pertinent coefficients at $\mathrm{T}_{\min }=25^{\circ} \mathrm{C}, \mathrm{T}_{\max }=125^{\circ} \mathrm{C}$

| Loss coefficient | Value | Loss coefficient | Value |
| :---: | :--- | :---: | :--- |
| $\mathrm{P}_{\text {igbt } 25^{\circ} \mathrm{C}, \mathrm{a}}$ | 0.02365 | $\mathrm{P}_{\mathrm{D}, 25^{\circ} \mathrm{C}, \mathrm{a}}$ | 0.01521 |
| $\mathrm{P}_{\text {igbt }, 25^{\circ} \mathrm{C}, \mathrm{b}}$ | 1.551 | $\mathrm{P}_{\mathrm{D}, 25^{\circ} \mathrm{C}, \mathrm{b}}$ | 1.245 |
| $\mathrm{P}_{\text {igbt }, 25^{\circ} \mathrm{C}, \mathrm{c}}$ | -0.8995 | $\mathrm{P}_{\mathrm{D}, 25^{\circ} \mathrm{C}, \mathrm{c}}$ | -0.2321 |
| $\mathrm{P}_{\mathrm{igbt}, 125^{\circ} \mathrm{C}, \mathrm{a}}$ | 0.028762 | $\mathrm{P}_{\mathrm{D}, 125^{\circ} \mathrm{C}, \mathrm{a}}$ | 0.01485 |
| $\mathrm{P}_{\text {igbt }, 125^{\circ} \mathrm{C}, \mathrm{b}}$ | 1.914 | $\mathrm{P}_{\mathrm{D}, 125^{\circ} \mathrm{C}, \mathrm{b}}$ | 1.06 |
| $\mathrm{P}_{\text {igbt }, 125^{\circ} \mathrm{C}, \mathrm{c}}$ | -2.452 | $\mathrm{P}_{\mathrm{D}, 125^{\circ} \mathrm{C}, \mathrm{c}}$ | -0.8451 |

## C.1.1.2 Calculation of the anti-parallel diode conduction loss

The anti parallel diode follows the same steps what the IGBT has done for calculating it's conduction losses.

- First, trace the corresponding diode characteristic curve $\mathrm{V}_{\mathrm{f}}$ (forward voltage drop of the diode) versus $\mathrm{i}_{\mathrm{f}}$ (forward current of the diode) from the data-sheet which is depicted in the Figure C.4.
- Second, trace the samples from the diode characteristic curves for minimum and maximum temperatures, it is described in Table C.4.
- Third, consider the X-axis data as $\mathrm{i}_{\mathrm{f}, 25^{\circ} \mathrm{C}}$ ans Y -axis data as $\mathrm{P}_{\mathrm{D}, 25^{\circ} \mathrm{C}}$ for $\mathrm{T}_{\text {min }}=$ $25^{\circ} \mathrm{C}$ and fit the data into the MATLAB curve fitting application to get suitable loss equation in terms of $\mathrm{i}_{\mathrm{f}}$. In the same fashion, we can get the another loss equation for $\mathrm{T}_{\max }=125^{\circ} \mathrm{C}$. The optimized diode conduction loss equations (C.11) \& (C.12) and curve fitting graphs in Figure C. 5 are given.


Figure C.4: Anti-parallel diode under investigation. (image curtsey: Semikron)

- Fourth, incorporate the temperature dependency in the conduction loss equation as similar to the (C.10) for this anti-parallel diode. Finally, the temperature dependent loss expression arrives at (C.13).

$$
\begin{align*}
\mathrm{P}_{\mathrm{D}, 25^{\circ} \mathrm{C}} & =0.01521 \times \mathrm{i}_{\mathrm{f}}^{2}+1.245 \times \mathrm{i}_{\mathrm{f}}-0.2321  \tag{C.11}\\
\mathrm{P}_{\mathrm{D}, 125^{\circ} \mathrm{C}} & =0.01485 \times \mathrm{i}_{\mathrm{f}}^{2}+1.06 \times \mathrm{i}_{\mathrm{f}}-0.8451 \tag{C.12}
\end{align*}
$$



Figure C.5: Diode curve fitting graphs for calculating conduction loss $\left(P_{D}\right)$ : (a) At the minimum temperature $25^{\circ} \mathrm{C}$ (b) At max temperature $125^{\circ} \mathrm{C}$

Thereby, the coefficient matrix of the diode conduction loss parameter is deduced

Table C.4: $\mathrm{V}_{\mathrm{f}}-\mathrm{i}_{\mathrm{f}}$ curve data points for $\mathrm{T}_{\min }=25^{\circ} \mathrm{C}$ and $\mathrm{T}_{\max }=125^{\circ} \mathrm{C}$

| $\mathrm{V}_{\mathrm{f}, 25^{\circ} \mathrm{C}}(\mathrm{V})$ | $\mathrm{i}_{\mathrm{f}, 25^{\circ} \mathrm{C}}(\mathrm{A})$ | $\mathrm{P}_{\mathrm{D}, 25^{\circ} \mathrm{C}}$ | $\mathrm{V}_{\mathrm{f}, 125^{\circ} \mathrm{C}}(\mathrm{V})$ | $\mathrm{i}_{\mathrm{f}, 125^{\circ} \mathrm{C}}(\mathrm{A})$ | $\mathrm{P}_{\mathrm{D}, 125^{\circ} \mathrm{C}}$ |
| :---: | :---: | :---: | :---: | :---: | :---: |
| 0 | 0 | 0 | 0 | 0 | 0 |
| 0.5 | 0 | 0 | 0.5 | 1.7143 | 0.8571 |
| 1 | 2.8571 | 2.8571 | 1 | 10 | 10 |
| 1.5 | 17.1429 | 25.714 | 1.5 | 30 | 45 |
| 2 | 50 | 100 | 2 | 64.2857 | 128.5714 |

as follows.

$$
\begin{align*}
\mathrm{P}_{\mathrm{D}}\left(\mathrm{i}_{\mathrm{f}}, \mathrm{~T}\right)= & (0.0153 \times \mathrm{T}) \mathrm{i}_{\mathrm{f}}^{2}+(1.2913-0.0019 \times \mathrm{T}) \mathrm{i}_{\mathrm{f}}  \tag{C.13}\\
& -(0.0789+0.0061 \times \mathrm{T})
\end{align*}
$$

## C.1.2 Switching loss

The switching losses usually contribute a notable weight in the total power electronic device losses. Switching loss analysis is significant to estimate the junction temperature for improving the system reliability.

Table C.5: Extraction of the samples for deducing the switching factor at $\mathrm{T}_{\max }=125^{\circ} \mathrm{C}$

| $\mathrm{i}_{\mathrm{C}}$ <br> $(\mathrm{A})$ | $\mathrm{E}_{\text {ON }}$ <br> $(\mathrm{mWs})$ | $\mathrm{E}_{\text {OFF }}$ <br> $(\mathrm{mWs})$ | $\mathrm{E}_{\text {total }}$ <br> $(\mathrm{mWs})$ | $\mathrm{K}_{\text {IGBT }}\left(\mathrm{i}_{\mathrm{C}}\right)$ <br> $\left(\frac{\mu \mathrm{Ws}}{\mathrm{A}}\right)$ |
| :--- | :--- | :--- | :--- | :--- |
| 30 | 4.2593 | 2.9630 | 7.2223 | 240.7 |
| 40 | 6.1111 | 4.0741 | 10.1852 | 254.6 |
| 50 | 8.1481 | 5.1852 | 13.3333 | 266.7 |
| 60 | 10.2222 | 6.1852 | 16.4074 | 273.5 |
| 70 | 12.5926 | 7.2222 | 19.8148 | 283.1 |
| 80 | 15.1111 | 7.9630 | 23.0741 | 288.4 |
| 90 | 17.9630 | 8.7037 | 26.6667 | 296.3 |

## C.1.2.1 Switching loss factor calculation for the IGBT switch

The semiconductor device data-sheets are often provided the current dependency of the energy loss graphs as shown in the Figure C.6. Now we have to trace and
tabulate the total energy loss $\left(\mathrm{E}_{\text {total }}\right)$ samples from the Figure C. 6 concerning the current waveform samples and is described in Table C.5. Herein, the ratio of the total switching energy loss $\left(\mathrm{E}_{\mathrm{ON}}+\mathrm{E}_{\mathrm{OFF}}\right)$ to the current has defined as a switching loss factor $\left(\mathrm{K}_{\mathrm{IGBT}}\left(\mathrm{i}_{\mathrm{C}}\right)\right)$ which can be approximated by a third-order polynomial curve fitting graph as also presented in Figure C.7.

$$
\begin{align*}
\mathrm{K}_{\mathrm{IGBT}}\left(\mathrm{i}_{\mathrm{C}}\right)= & \frac{\mathrm{E}_{\text {total }}}{\mathrm{i}_{\mathrm{C}}}\left[\frac{\mu \mathrm{Ws}}{\mathrm{~A}}\right]=0.0001487 \times \mathrm{i}_{\mathrm{c}}^{3}  \tag{C.14}\\
& -0.03366 \times \mathrm{i}_{\mathrm{c}}^{2}+3.224 \times \mathrm{i}_{\mathrm{c}}+170.3
\end{align*}
$$



Figure C.6: Device-switching energy loss characteristic graphs of the SKM75GB123DIGBT switch depend on collector current $\mathrm{i}_{\mathrm{c}}$


Figure C.7: The parameter $\mathrm{K}_{\mathrm{IGBT}}\left(\mathrm{i}_{\mathrm{C}}\right)$ for a given maximum junction temperature $\left(\mathrm{T}_{\max }=\right.$ $125^{\circ} \mathrm{C}$ )

## C.1.2.2 Switching loss factor calculation for the anti-parallel diode

The diode turn-on energy losses are negligible so that only turn-off energy losses are considered. The diode turn-off energy loss concerning the forward current $\mathrm{i}_{\mathrm{f}}$ is shown in Figure C.8. Herein, considered $\mathrm{R}_{\mathrm{G}}=24 \Omega$ from the data-sheet and proceeded the above-defined steps to find the switching factor $K_{D}$. Now, the final expression is
derived and described in (C.15).

$$
\begin{align*}
\mathrm{K}_{\mathrm{D}}\left(\mathrm{i}_{\mathrm{f}}\right)= & \frac{\mathrm{E}_{\mathrm{OFF}}}{\mathrm{i}_{\mathrm{f}}}\left[\frac{\mu \mathrm{Ws}}{\mathrm{~A}}\right]=-0.00077266 \times \mathrm{i}_{\mathrm{f}}^{2}  \tag{C.15}\\
& -0.0436 \times \mathrm{i}_{\mathrm{f}}+65.53
\end{align*}
$$



Figure C.8: Diode turn-off energy dissipation per one switching. (image curtsy: Semikron)

## C. 2 Capacitor loss calculation

Losses in capacitor occur due to the voltage ripple and internal-resistance of it. The ripple loss occur due to the difference between the reference voltage and capacitors' voltage while charging (Taghvaie et al., 2018). Therefore, the capacitors' voltage ripple, $\Delta \mathrm{V}_{\mathrm{C}_{\mathrm{n}}}$ can be given as

$$
\begin{equation*}
\Delta \mathrm{V}_{\mathrm{C}_{\mathrm{n}}}=\frac{1}{\mathrm{C}_{\mathrm{n}}} \int_{\mathrm{t}}^{\mathrm{t}^{\prime}} \mathrm{i}_{\mathrm{C}_{\mathrm{n}}}(\mathrm{t}) \mathrm{dt} \tag{C.16}
\end{equation*}
$$

Here, $\mathrm{i}_{\mathrm{C}_{\mathrm{n}}}$ is current through the $\mathrm{n}^{\text {th }}$ capacitor during $\left[\mathrm{t}, \mathrm{t}^{\prime}\right]$ interval which can be attained from Table 2.2. Thus, Capacitors' ripple loss $\left(\mathrm{P}_{\mathrm{C}_{\text {rpl }}}\right)$ in terms of fundamental
frequency ( $\mathrm{f}_{\text {ref }}$ ), capacitance and ripple voltage can be expressed as

$$
\begin{equation*}
\mathrm{P}_{\mathrm{Crpl}}=\frac{\mathrm{f}_{\mathrm{ref}}}{2} \sum_{\mathrm{n}=1}^{3}\left(\mathrm{C}_{\mathrm{n}} \times \Delta \mathrm{V}_{\mathrm{C}_{\mathrm{n}}}^{2}\right) \tag{C.17}
\end{equation*}
$$

From (C.16), (C.17), it is evident that the ripple loss is inversely proportional to the capacitor. It means the larger the capacitor value, the higher the overall efficiency is. The total power loss is given as

$$
\begin{equation*}
\mathrm{P}_{\mathrm{T}}=\mathrm{P}_{\mathrm{igbt}}\left(\mathrm{i}_{\mathrm{C}}, \mathrm{~T}\right)+\mathrm{P}_{\mathrm{D}}\left(\mathrm{i}_{\mathrm{f}}, \mathrm{~T}\right)+\mathrm{K}_{\mathrm{IGBT}}\left(\mathrm{i}_{\mathrm{C}}\right)+\mathrm{K}_{\mathrm{D}}\left(\mathrm{i}_{\mathrm{f}}\right)+\mathrm{P}_{\mathrm{Crpl}_{\mathrm{rpl}}} \tag{C.18}
\end{equation*}
$$

## Appendix D

## DESCRIPTION OF EXPERIMENTAL PLATFORM

This chapter describes the experimental setup and software used to implement the developed control strategies and a detailed description of the laboratory prototype.

## D. 1 Overview of the experimental platform

The generalized block diagram representation of the developed low-power experimental prototype is shown in Figure D.1. The OP4200 controller is employed which performs the control computations programmed through Matlab/Simulink. The experimental setup comprises of the following main units:

- A high performance computer for rapid-prototyping and real-time control
- OPAL-RT OP 4200 to interface driver board and computer run the program developed, control signal generation and communicating with the PC
- Interfacing cards (Isolations, dead band circuit, etc.)
- Power circuit board (IGBTs and gate drivers)
- DC voltage source
- Voltage and current measuring probes
- Load box


Figure D.1: Platform of the experimental setup

## D. 2 OPAL-RT OP4200 simulator

OPAL-RT OP4200 controller is designed to enable a rapid prototyping and real-time simulation of various engineering applications. It provides a real-time interface for connecting the external devices to the processor inbuilt. It is a full-fledged control system based on a Motorola Power PC MPC8240 processor with dual core, 64-bit floating point processor, and on-chip peripherals clocked at 1 GHz . The user has the flexibility to develop the desired model using Simulink which is further compiled for generating the appropriate C-code. The C-code so generated is dumped into the DSP controller. In the present work, the simulator has been used as the controller to provide the experimental switching signals. The following are the key specifications of the OP4200 control board:

- ARM ${ }^{\circledR}$ Cortex ${ }^{\circledR}$ A9 CPU - dual core, Xilinx Zynq ${ }^{\circledR}$ FPGA Kintex 7 125K LUT
- 1024MB DDR3L SDRAM
- CPU clock: 1 GHz
- Digital input: 32 channels, 4.5 V to $50 \mathrm{~V}, 40 \mathrm{~ns}$ typical propagation delay
- Digital output - 32 channels, 5 V to $30 \mathrm{~V}, 65 \mathrm{~ns}$ typical propagation delay
- Analog input - 16 channels, 16 bits, $500 \mathrm{kS} / \mathrm{s},+/-20 \mathrm{~V}$, adjustable range
- Analog output - 16 channels, $16 \mathrm{bits}, 1 \mathrm{MS} / \mathrm{s},+/-16 \mathrm{~V}$


## D.2.1 Steps to execute MATLAB model through OP4200

## D.2.1.1 Required settings to the system

- To call Opal-RT library files, run the setRtLabPath.m file in MATLAB from C: $\backslash \mathrm{OPAL}-\mathrm{RT} \backslash \mathrm{RT}-\mathrm{LAB} \backslash \mathrm{v11.2.2.108} \backslash$ common $\backslash$ bin $\backslash$ setRtLabPath.m.
- Copy the .bin file from C: $\backslash$ OPAL-RT $\backslash$ RT-LAB $\backslash v 11.2 .2 .108 \backslash$ Examples $\backslash \mathrm{IO} \backslash$ OpalRT $\backslash \mathrm{OP} 4200 \backslash$ Generic_Serie_1GHz $\backslash$ models $\backslash \mathrm{OP} 4200$ _Generic_Integration_1 GHz to the folder of .mdl file.
- In .mdl file, rename Plant and $\backslash$ or Controller's subsystem as SM_XYZ, \& Scope/ Output's subsystem as SC_XYZ.
- Card pins: 1-17 are + ve; 20-36 are -ve.
- A supply of 5 V DC should be provided to pins $18(+), 37(-)$ to digital output card (in case of use)
- Turn OFF windows firewall of the hosting PC.
- Set IP address: 192.168.10.100 and sub net mass: 255.255.255.0 (Network and internet settings - Ethernet - Change adopter options - Properties - Internet protocol version 4)
- To check whether host PC connected to the OPAL-RT controller or not, give command through run: ping 192.168.10.101 -t


## D.2.1.2 Procedure to execute

- Once getting reply from the controller, go to OPAL-RT. If pre-created target is exists, use existed one or else create a new target (let's name TAR) with IP address 192.168.10.101
- Create new project (let's name PRO in this case), right click on the PRO - add existing model - import from files (after importing .mdl file + .bin file only)
- Click on Edit \& check configuration parameters of .mdl file (uncheck block reduction in MATLAB - Model configuration - Optimization and uncheck Signal storage reuse in MATLAB - Model configuration - Optimization - signals and parameters)(Single task)
- Click on SET \& select petalinux (ARMv7-based) as target platform.
- Click on Build
- Click on assign - turn ON petalinux \& choose TAR
- PRO - I/Os - new - new I/O - select OPAL-RT board - finish
- PRO - Simulation - Rebuild all
- PRO - I/Os - OPAL-RT board - Select bit stream configuration (1-AX-0001-3-11-60_eHSgen3_with _IOs-33-19) - select associated subsystem (SM_XXX)- enable corresponding output (Analog/Digital) - Save the changes.
- Drag output ports from PRO - model - ABC - OpInputs \& OpOutputs - OpOutput to configuration - I/Os - OPAL-RT board - Slot (Analog $\backslash$ Digital) - (Channels 0-7)
- Go to Set \& check the target platform
- Load \& execute the model


## D. 3 The peripheral interface circuit board

Power electronic switches exhibit a finite delay time during switching ON and OFF. Thus, it is essential to introduce a short dead time termed dead-band among the power switches constituting a leg or the switches whose simultaneous switching ON leads to the shoot-through condition. The required dead band can be generated in many ways, like analog-based, dedicated digital circuits. In this work, a digital circuit with passive components based dead-band generator is developed. The minimum dead band required for the selected IGBT (SKM75GB123D) with a rating of 1200 V and 75 A is given as ( $\mathrm{Xi}, 2007$ )

$$
\begin{equation*}
\mathrm{t}_{\mathrm{db}}=\left[\left(\mathrm{t}_{\mathrm{d}, \mathrm{Off}, \text { Max }}-\mathrm{t}_{\mathrm{d}, \mathrm{On}, \text { Min }}\right)+\left(\mathrm{t}_{\mathrm{pdd}, \text { Max }}-\mathrm{t}_{\mathrm{pdd}, \text { Min }}\right)\right] \times 1.2 \tag{D.1}
\end{equation*}
$$

where, $\mathrm{T}_{\mathrm{d}, \mathrm{Off}, \mathrm{Max}}=$ the maximal turn-off delay time

$$
\begin{align*}
\mathrm{T}_{\mathrm{d}, \text { On,Min }} & =\text { the minimal turn-on delay time }  \tag{D.3}\\
\mathrm{T}_{\mathrm{pdd}, \mathrm{Max}} & =\text { the maximal propagation delay of the driver }  \tag{D.4}\\
\mathrm{T}_{\mathrm{pdd}, \text { Min }} & =\text { the minimum propagation delay of the driver }  \tag{D.5}\\
1.2 & =\text { safety margin }
\end{align*}
$$

Referring to (Toshibha, 2019) and (Semikron, 2009), the minimum value of $t_{\mathrm{db}}$ is computed to be

$$
\begin{equation*}
\mathrm{t}_{\mathrm{db}}=[(380-44)+(500-150)] \times 1.2=823.2 \mathrm{~ns} \tag{D.7}
\end{equation*}
$$

The values of $R_{d}$ and $C_{d}$ is computed using (D.7) as $t_{d b}=R_{d} \times C_{d}$. Taking the nearest values as $100 \Omega$ and 10 nF results in a dead band of $1 \mu \mathrm{~s}$. The value of the input resistance or buffer resistance $\left(R_{b}\right)$ is computed using the forward current $\left(I_{F}\right)$, input forward voltage ( $\mathrm{V}_{\mathrm{F}}$ ) and "H" level pulse $\left(\mathrm{V}_{\mathrm{H}}\right)$ as $\mathrm{R}_{\mathrm{b}}=\frac{\mathrm{V}_{\mathrm{F}}-\mathrm{V}_{\mathrm{H}}}{\mathrm{I}_{\mathrm{F}}} \approx 1 \mathrm{k} \Omega$.

Gate drivers are an essential part of the power circuit and are responsible for providing the required source and sinking current of the gate to the source capacitance of the power switch. Since the prototype is built by utilizing multiple semiconductor switches, the grounds of all the gate drivers are isolated to avoid a short circuit. Regarding this, a multi-winding transformer with one input and multiple output ports is used. The value of $\mathrm{R}_{\mathrm{gs}}$ is calculated to limit the maximum output current of the driver IC to a safe value, i.e., 1.5 A for TLP250. Hence, the computed value of $\mathrm{R}_{\mathrm{gs}}=$ $\frac{15}{1.5}=10 \Omega$. Each SKM75GB123D module houses two IGBTs in series. This module facilitates the realization of any MLI topology (motto of this work) smoothly with a minimum effort to make suitable external connections using connecting wires. The GW INSTEK GDP-025 high voltage differential Probes and CC-65 current clamping meter are employed for sensing the voltages and currents, respectively. The overall hardware setup with other associated units is shown in Figure D.2.


Figure D.2: Laboratory setup

## Bibliography

Abdullah, R., Rahim, N. A., Raihan, S. R. S., and Ahmad, A. Z. (2014). Five-level diode-clamped inverter with three-level boost converter. IEEE Transactions on Industrial Electronics, 61(10):5155-5163.

Abu-Rub, H., Holtz, J., Rodriguez, J., and Baoming, G. (2010). Medium-voltage multilevel converters - state of the art, challenges, and requirements in industrial applications. IEEE Transactions on Industrial Electronics, 57(8):2581-2596.

Alishah, R. S., Hosseini, S. H., Babaei, E., and Sabahi, M. (2016). Optimal design of new cascaded switch-ladder multilevel inverter structure. IEEE Transactions on Industrial Electronics, 64(3):2072-2080.

Axelrod, B., Berkovich, Y., and Ioinovici, A. (2005). A cascade boost-switched-capacitor-converter-two level inverter with an optimized multilevel output waveform. IEEE Transactions on Circuits and Systems I: Regular Papers, 52(12):2763-2770.

Azeem, H., Yellasiri, S., Jammala, V., Naik, B. S., and Panda, A. K. (2019). A fuzzy logic based switching methodology for a cascaded h-bridge multilevel inverter. IEEE Transactions on Power Electronics.

Babaei, E. and Gowgani, S. S. (2013). Hybrid multilevel inverter using switched capacitor units. IEEE Transactions on Industrial Electronics, 61(9):4614-4621.

Barbosa, P., Steimer, P., Meysenc, L., Winkelnkemper, M., Steinke, J., and Celanovic, N. (2005). Active neutral-point-clamped multilevel converters. In Power Electronics Specialists Conference, 2005. PESC'05. IEEE 36th, pages 2296-2301. IEEE.

Barzegarkhoo, R., Kojabadi, H. M., Zamiry, E., Vosoughi, N., and Chang, L. (2016). Generalized structure for a single phase switched-capacitor multilevel inverter using a new multiple dc link producer with reduced number of switches. IEEE Transactions on Power Electronics, 31(8):5604-5617.

Chaudhuri, T. (Swiss Federal Inst. Tecnol, Lausanne (EPFL), Lausanne, Switzerland, 2008). Cross connected multilevel voltage source inverter topologies for medium voltage applications. PhD thesis.

Chaudhuri, T., Barbosa, P., Steimer, P., and Rufer, A. (2007). Cross-connected intermediate level (ccil) voltage source inverter. In Power Electronics Specialists Conference, 2007. PESC 2007. IEEE, pages 490-496. IEEE.

Chaudhuri, T., Rufer, A., and Steimer, P. K. (2010). The common cross-connected stage for the 5 l anpc medium voltage multilevel inverter. IEEE Transactions on Industrial Electronics, 57(7):2279-2286.

Dao, N. D. and Lee, D. C. (2018). Operation and control scheme of a five-level hybrid inverter for medium voltage motor drives. IEEE Transactions on Power Electronics.

Drofenik, U. and Kolar, J. W. (2005). A general scheme for calculating switchingand conduction-losses of power semiconductors in numerical circuit simulations of power electronic systems. In Proceedings of the 2005 International Power Electronics Conference (IPEC'05), Niigata, Japan, April, pages 4-8. Citeseer.

Hinago, Y. and Koizumi, H. (2012). A switched-capacitor inverter using series/parallel conversion with inductive load. IEEE Transactions on Industrial Electronics, 59(2):878-887.

Jammala, V., Yellasiri, S., and Panda, A. K. (2018). Development of a new hybrid multilevel inverter using modified carrier spwm switching strategy. IEEE Transactions on Power Electronics, 33(10):8192-8197.

Khenar, M., Taghvaie, A., Adabi, J., and Rezanejad, M. (2018). Multi-level inverter with combined t-type and cross-connected modules. IET Power Electronics, 11(8):1407-1415.

Khoshkbar-Sadigh, A., Dargahi, V., and Corzine, K. (2016). New flying-capacitorbased multilevel converter with optimized number of switches and capacitors for renewable energy integration. IEEE Transactions on Energy Conversion, 31(3):846-859.

Kouro, S., Malinowski, M., Gopakumar, K., Pou, J., Franquelo, L. G., Wu, B., Rodriguez, J., Pérez, M. A., and Leon, J. I. (2010). Recent advances and industrial applications of multilevel converters. IEEE Transactions on industrial electronics, 57(8):2553-2580.

Lee, S. S. (2018). Single-stage switched-capacitor module (s 3 cm ) topology for cascaded multilevel inverter. IEEE Transactions on Power Electronics, 33(10):82048207.

Li, J., Bhattacharya, S., and Huang, A. Q. (2011). A new nine-level active npc (anpc) converter for grid connection of large wind turbines for distributed generation. IEEE transactions on Power Electronics, 26(3):961-972.

Liang, T.-J., Shyu, J.-L., and Chen, J.-F. (2002). A novel dc/ac boost inverter. In IECEC'02. 2002 37th Intersociety Energy Conversion Engineering Conference, 2002., pages 629-634. IEEE.

Liu, J., Cheng, K., and Ye, Y. (2013). A cascaded multilevel inverter based on switched-capacitor for high-frequency ac power distribution system. IEEE Transactions on Power Electronics, 29(8):4219-4230.

Liu, J., Wu, J., and Zeng, J. (2018a). Symmetric/asymmetric hybrid multilevel inverters integrating switched-capacitor techniques. IEEE Journal of Emerging and Selected Topics in Power Electronics, 6(3):1616-1626.

Liu, J., Zhu, X., and Zeng, J. (2018b). A seven-level inverter with self-balancing and low voltage stress. IEEE Journal of Emerging and Selected Topics in Power Electronics.

Mak, O.-C. and Ioinovici, A. (1998). Switched-capacitor inverter with high power density and enhanced regulation capability. IEEE Transactions on Circuits and Systems I: Fundamental Theory and Applications, 45(4):336-347.

Manjrekar, M. D., Steimer, P. K., and Lipo, T. A. (2000). Hybrid multilevel power conversion system: a competitive solution for high-power applications. IEEE Trans. Ind. Appl., 36(3):834-841.

Marusarz, R. (1989). A switched capacitor, inductorless dc to ac voltage step-up power converter. In 20th Annual IEEE Power Electronics Specialists Conference, pages 99-103. IEEE.

McGrath, B. P. and Holmes, D. G. (2011). Enhanced voltage balancing of a flying capacitor multilevel converter using phase disposition (pd) modulation. IEEE Transactions on Power Electronics, 26(7):1933-1942.

Mueller, O. and Park, J. (1994). Quasi-linear igbt inverter topologies. In Proceedings of 1994 IEEE Applied Power Electronics Conference and Exposition-ASPEC'94, pages 253-259. IEEE.

Nair, V., Kaarthik, R. S., Kshirsagar, A., Gopakumar, K., et al. (2017). Generation of higher number of voltage levels by stacking inverters of lower multilevel structures with low voltage devices for drives. IEEE Transactions on Power Electronics, 32(1):52-59.

Narimani, M., Wu, B., Cheng, Z., and Zargari, N. R. (2014). A new nested neutral point-clamped (nnpc) converter for medium-voltage (mv) power conversion. IEEE transactions on power electronics, 29(12):6375-6382.

Peng, W., Ni, Q., Qiu, X., and Ye, Y. (2019). Seven-level inverter with self-balanced switched-capacitor and its cascaded extension. IEEE Transactions on Power Electronics.

Rajeevan, P., Sivakumar, K., Gopakumar, K., Patel, C., and Abu-Rub, H. (2013). A nine-level inverter topology for medium-voltage induction motor drive with openend stator winding. IEEE transactions on industrial electronics, 60(9):3627-3636.

Rizzo, S. and Zargari, N. (2004). Medium voltage drives: What does the future hold? In The 4th International Power Electronics and Motion Control Conference, 2004. IPEMC 2004., volume 1, pages 82-89. IEEE.

Rodriguez, J., Bernet, S., Steimer, P. K., and Lizama, I. E. (2009a). A survey on neutral-point-clamped inverters. IEEE transactions on Industrial Electronics, 57(7):2219-2230.

Rodriguez, J., Franquelo, L. G., Kouro, S., Leon, J. I., Portillo, R. C., Prats, M. A. M., and Perez, M. A. (2009b). Multilevel converters: An enabling technology for high-power applications. Proceedings of the IEEE, 97(11):1786-1817.

Rodriguez, J., Lai, J.-S., and Peng, F. Z. (2002). Multilevel inverters: a survey of topologies, controls, and applications. IEEE Transactions on industrial electronics, 49(4):724-738.

Rufer, A., Veenstra, M., and Gopakumar, K. (1999). Asymmetric multilevel converter for high resolution voltage phasor generation. In Proc. EPE, page 10.

Sadigh, A. K., Dargahi, V., and Corzine, K. A. (2017). New active capacitor voltage balancing method for flying capacitor multicell converter based on logic-formequations. IEEE Transactions on Industrial Electronics, 64(5):3467-3478.

Sadigh, A. K., Hosseini, S. H., Sabahi, M., and Gharehpetian, G. B. (2010). Double flying capacitor multicell converter based on modified phase-shifted pulsewidth modulation. IEEE Transactions on Power Electronics, 25(6):1517-1526.

Saeedian, M., Adabi, M. E., Hosseini, S. M., Adabi, J., and Pouresmaeil, E. (2018a). A novel step-up single source multilevel inverter: Topology, operating principle, and modulation. IEEE Transactions on Power Electronics, 34(4):3269-3282.

Saeedian, M., Hosseini, S. M., and Adabi, J. (2018b). Step-up switched-capacitor module for cascaded mli topologies. IET Power Electronics, 11(7):1286-1296.

Sandeep, N., Ali, J. S. M., Yaragatti, U. R., and Vijayakumar, K. (2018). A selfbalancing five-level boosting inverter with reduced components. IEEE Transactions on Power Electronics, 34(7):6020-6024.

Sandeep, N. and Yaragatti, U. R. (2017). Operation and control of an improved hybrid nine-level inverter. IEEE Transactions on Industry Applications, 53(6):56765686.

Semikron (2009). SKM75GB123D. https://www.farnell.com/datasheets/ 1348752.pdf.

Sheng, W. and Ge, Q. (2018). A novel seven-level anpc converter topology and its commutating strategies. IEEE Transactions on Power Electronics, 33(9):74967509.

Soeiro, T. B., Carballo, R., Moia, J., Garcia, G. O., and Heldwein, M. L. (2013). Three-phase five-level active-neutral-point-clamped converters for medium voltage applications. In Power Electronics Conference (COBEP), 2013 Brazilian, pages 85-91. IEEE.

Stemmler, H. (1994). High-power industrial drives. Proceedings of the IEEE, 82(8):1266-1286.

Taghvaie, A., Adabi, J., and Rezanejad, M. (2018). A self-balanced step-up multilevel inverter based on switched-capacitor structure. IEEE Transactions on Power Electronics, 33(1):199-209.

Thielemans, S., Ruderman, A., Reznikov, B., and Melkebeek, J. (2012). Improved natural balancing with modified phase shifted pwm for single-leg five-level flyingcapacitor converters. IEEE Transactions on Power Electronics, 27(4):1658-1667.

Toshibha (2019). TLP250. https://toshiba.semicon-storage.com/info/docget. jsp?did=16821.

Venkataramanaiah, J., Suresh, Y., and Panda, A. K. (2017). Design and development of a novel 19-level inverter using an effective fundamental switching strategy. IEEE Journal of Emerging and Selected Topics in Power Electronics, 6(4):19031911.

Wang, K., Xu, L., Zheng, Z., and Li, Y. (2015). Capacitor voltage balancing of a five-level anpc converter using phase-shifted pwm. IEEE Transactions on Power Electronics, 30(3):1147-1156.

Wang, K., Zheng, Z., Wei, D., Fan, B., and Li, Y. (2017). Topology and capacitor voltage balancing control of a symmetrical hybrid nine-level inverter for highspeed motor drives. IEEE Transactions on Industry Applications, 53(6):55635572.

Wu, B. and Narimani, M. (2017). High-power converters and AC drives. John Wiley \& Sons.

Xi, Z. (2007). How to calculate and minimize the dead time requirement for igbts properly. EUPEC application note AN2007-04. V1. 0.

Ye, Y., Cheng, K. W. E., Liu, J., and Ding, K. (2014). A step-up switched-capacitor multilevel inverter with self-voltage balancing. IEEE Transactions on industrial electronics, 61(12):6672-6680.

## Publications based on the thesis

## Papers published in refereed journals

1. B. Shiva Naik, Y. Suresh, K Aditya, and B N Rao, "A novel nine-level boost inverter with a reduced component count for electric vehicle applications", International Transactions on Electrical Energy Systems, Wiley, vol. 31, no.12, pp. 1-18, 2021.
2. B. Shiva Naik, S. Yellasiri, V. Jammala, and A. K. Panda, "A Hybrid Nine-level Inverter Topology with Boosting Capability and Reduced Component Count," IEEE Transactions on Circuits and Systems II: Express Briefs, vol. 68, no. 1, pp. 316-320, 2020.
3. B. S. Naik, Y. Suresh, and J. Venkataramanaiah, "Experimental Verification of a Hybrid Multilevel Inverter with Voltage Boosting Ability," Journal of Circuit Theory and Applications, Wiley, vol. 48, no.3, pp. 420-434, 2020.
4. B. S. Naik, Y. Suresh, J. Venkataramanaiah, and A. K. Panda, "Design and implementation of a novel nine-level MT-MLI with a self-voltage-balancing switching technique," IET Power Electronics, vol. 12, no.15, pp. 3953-3963, 2019.

## Papers published in refereed conference proceedings

1. B. Shiva Naik, Y. Suresh, and J. Venkataramanaiah, "A Single Stage SwitchedCapacitor Hexad Boost Multilevel Inverter Featuring Boost Ability," Power Electronics, Smart Grid and Renewable Energy (PESGRE 2020). pp. 1-6, IEEE, 2020.

## Bio-data

Name: Banavath Shiva Naik

Date of birth: 14-07-1993
E-mail: bshiva.ee@gmail.com
Mobile: +91 9948183728

## Address

Research Scholar
Department of Electrical \& Electronics Engineering
National Institute of Technology Karnataka
Surathkal, Mangaluru, India-575025, India.

## Education

- M.Tech., Power and Energy Systems, National Institute of Technology Karnataka, Surathkal, CGPA - 6.05, 2017.
- B.Tech, Electrical \& Electronics Engineering, Indira Institute of Technology \& Sciences, Jawaharlal Nehru Technological University, Kakinada, Percentage - 69.41, 2014.


[^0]:    Courtesy: mouser.com, in.element14.com, www.digikey.com, www.mouser.com; *prices are subject to change 1. Hinago and Koizumi (2012)

