Please use this identifier to cite or link to this item:
http://idr.nitk.ac.in/jspui/handle/123456789/8686
Full metadata record
DC Field | Value | Language |
---|---|---|
dc.contributor.author | Sah, S.K. | |
dc.contributor.author | Naik, D. | |
dc.date.accessioned | 2020-03-30T10:22:34Z | - |
dc.date.available | 2020-03-30T10:22:34Z | - |
dc.date.issued | 2015 | |
dc.identifier.citation | Proceedings of 2014 3rd International Conference on Parallel, Distributed and Grid Computing, PDGC 2014, 2015, Vol., , pp.13-15 | en_US |
dc.identifier.uri | http://idr.nitk.ac.in/jspui/handle/123456789/8686 | - |
dc.description.abstract | This paper presents a different approach for parallelizing the Doolittle Algorithm with the help of Intel Threading Building Blocks (TBB) allowing the users to utilize the power of multiple cores present in the modern CPUs. Parallel Doolittle Algorithm (PDA) has been divided into 3 parts: Decomposing the data, Parallely processing the data, finally Composing the data. Using the PDA we can solve the linear system of equations in considerably lesser amount time as compare to Serial Doolittle Algorithm (SDA). The PDA has been implemented in C++ using TBB library which makes it highly efficient, cross-platform compatible, and scalable. The efficiency of PDA over SDA has been verified by comparing the running time on different order of matrices. Experiments proved that PDA outperformed SDA by utilizing all the cores present in the CPU. � 2014 IEEE. | en_US |
dc.title | Parallelizing doolittle algorithm using TBB | en_US |
dc.type | Book chapter | en_US |
Appears in Collections: | 2. Conference Papers |
Files in This Item:
There are no files associated with this item.
Items in DSpace are protected by copyright, with all rights reserved, unless otherwise indicated.